1. 06 Feb, 2016 1 commit
  2. 28 Jul, 2015 1 commit
  3. 23 Apr, 2014 1 commit
  4. 03 Feb, 2014 1 commit
  5. 21 Jan, 2014 1 commit
  6. 14 Oct, 2013 1 commit
  7. 24 May, 2013 1 commit
  8. 30 Jan, 2013 1 commit
    • York Sun's avatar
      powerpc/b4860qds: Added Support for B4860QDS · b5b06fb7
      York Sun authored
      B4860QDS is a high-performance computing evaluation, development and
      test platform supporting the B4860 QorIQ Power Architecture processor.
      B4860QDS Overview
      - DDRC1: Ten separate DDR3 parts of 16-bit to support 72-bit (ECC) at 1866MT/s,
        ECC, 4 GB of memory in two ranks of 2 GB.
      - DDRC2: Five separate DDR3 parts of 16-bit to support 72-bit (ECC) at 1866MT/s,  ECC, 2 GB of memory. Single rank.
      - SerDes 1 multiplexing: Two Vitesse (transmit and receive path) cross-point
        16x16 switch VSC3316
      - SerDes 2 multiplexing: Two Vitesse (transmit and receive path) cross-point
        8x8 switch VSC3308
      - USB 2.0 ULPI PHY USB3315 by SMSC supports USB port in host mode.
      - B4860 UART port is available over USB-to-UART translator USB2SER or over
        RS232 flat cable.
      - A Vitesse dual SGMII phy VSC8662 links the B4860 SGMII lines to 2xRJ-45 copper
        connectors for Stand-alone mode and to the 1000Base-X over AMC MicroTCA
        connector ports 0 and 2 for AMC mode.
      - The B4860 configuration may be loaded from nine bits coded reset
        configuration reset source. The RCW source is set by appropriate
      - 16-bit NOR Flash / PROMJet
      - QIXIS 8-bit NOR Flash Emulator
      - 8-bit NAND Flash
      - 24-bit SPI Flash
      - Long address I2C EEPROM
      - Available debug interfaces are:
      	- On-board eCWTAP controller with ETH and USB I/F
      	- JTAG/COP 16-pin header for any external TAP controller
      	- External JTAG source over AMC to support B2B configuration
      	- 70-pin Aurora debug connector
      - QIXIS (FPGA) logic:
      	- 2 KB internal memory space including
      - IDT840NT4 clock synthesizer provides B4860 essential clocks : SYSCLK,
        DDRCLK1, 2 and RTCCLK.
      - Two 8T49N222A SerDes ref clock devices support two SerDes port clocks
        - total four refclk, including CPRI clock scheme
      Signed-off-by: default avatarYork Sun <yorksun@freescale.com>
      Signed-off-by: default avatarPrabhakar Kushwaha <prabhakar@freescale.com>
      Signed-off-by: default avatarShaveta Leekha <shaveta@freescale.com>
      Signed-off-by: default avatarPriyanka Jain <Priyanka.Jain@freescale.com>
      Signed-off-by: default avatarPoonam Aggrwal <poonam.aggrwal@freescale.com>
      Signed-off-by: default avatarRoy Zang <tie-fei.zang@freescale.com>
      Signed-off-by: default avatarSandeep Singh <Sandeep@freescale.com>
      Signed-off-by: default avatarAndy Fleming <afleming@freescale.com>