integrator_ap.c 4.99 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0-or-later
Linus Torvalds's avatar
Linus Torvalds committed
2 3 4 5 6 7 8
/*
 *  linux/arch/arm/mach-integrator/integrator_ap.c
 *
 *  Copyright (C) 2000-2003 Deep Blue Solutions Ltd
 */
#include <linux/kernel.h>
#include <linux/init.h>
9
#include <linux/syscore_ops.h>
10
#include <linux/amba/bus.h>
11
#include <linux/io.h>
12
#include <linux/irqchip.h>
13 14
#include <linux/of_irq.h>
#include <linux/of_address.h>
15
#include <linux/of_platform.h>
16
#include <linux/termios.h>
17 18
#include <linux/mfd/syscon.h>
#include <linux/regmap.h>
Linus Torvalds's avatar
Linus Torvalds committed
19 20 21 22

#include <asm/mach/arch.h>
#include <asm/mach/map.h>

23
#include "hardware.h"
24
#include "cm.h"
25
#include "common.h"
26
#include "lm.h"
27

28 29
/* Regmap to the AP system controller */
static struct regmap *ap_syscon_map;
30 31

/*
Linus Torvalds's avatar
Linus Torvalds committed
32 33 34 35 36 37
 * All IO addresses are mapped onto VA 0xFFFx.xxxx, where x.xxxx
 * is the (PA >> 12).
 *
 * Setup a VA for the Integrator interrupt controller (for header #0,
 * just for now).
 */
38
#define VA_IC_BASE	__io_address(INTEGRATOR_IC_BASE)
Linus Torvalds's avatar
Linus Torvalds committed
39 40 41 42 43 44 45

/*
 * Logical      Physical
 * f1400000	14000000	Interrupt controller
 * f1600000	16000000	UART 0
 */

46
static struct map_desc ap_io_desc[] __initdata __maybe_unused = {
47 48 49 50 51 52 53 54 55 56 57
	{
		.virtual	= IO_ADDRESS(INTEGRATOR_IC_BASE),
		.pfn		= __phys_to_pfn(INTEGRATOR_IC_BASE),
		.length		= SZ_4K,
		.type		= MT_DEVICE
	}, {
		.virtual	= IO_ADDRESS(INTEGRATOR_UART0_BASE),
		.pfn		= __phys_to_pfn(INTEGRATOR_UART0_BASE),
		.length		= SZ_4K,
		.type		= MT_DEVICE
	}
Linus Torvalds's avatar
Linus Torvalds committed
58 59 60 61 62 63 64 65 66 67
};

static void __init ap_map_io(void)
{
	iotable_init(ap_io_desc, ARRAY_SIZE(ap_io_desc));
}

#ifdef CONFIG_PM
static unsigned long ic_irq_enable;

68
static int irq_suspend(void)
Linus Torvalds's avatar
Linus Torvalds committed
69 70 71 72 73
{
	ic_irq_enable = readl(VA_IC_BASE + IRQ_ENABLE);
	return 0;
}

74
static void irq_resume(void)
Linus Torvalds's avatar
Linus Torvalds committed
75 76
{
	/* disable all irq sources */
77
	cm_clear_irqs();
Linus Torvalds's avatar
Linus Torvalds committed
78 79 80 81 82 83 84 85 86 87
	writel(-1, VA_IC_BASE + IRQ_ENABLE_CLEAR);
	writel(-1, VA_IC_BASE + FIQ_ENABLE_CLEAR);

	writel(ic_irq_enable, VA_IC_BASE + IRQ_ENABLE_SET);
}
#else
#define irq_suspend NULL
#define irq_resume NULL
#endif

88
static struct syscore_ops irq_syscore_ops = {
Linus Torvalds's avatar
Linus Torvalds committed
89 90 91 92
	.suspend	= irq_suspend,
	.resume		= irq_resume,
};

93
static int __init irq_syscore_init(void)
Linus Torvalds's avatar
Linus Torvalds committed
94
{
95 96 97
	register_syscore_ops(&irq_syscore_ops);

	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
98 99
}

100
device_initcall(irq_syscore_init);
Linus Torvalds's avatar
Linus Torvalds committed
101

102 103 104 105 106 107 108 109 110 111
/*
 * For the PL010 found in the Integrator/AP some of the UART control is
 * implemented in the system controller and accessed using a callback
 * from the driver.
 */
static void integrator_uart_set_mctrl(struct amba_device *dev,
				void __iomem *base, unsigned int mctrl)
{
	unsigned int ctrls = 0, ctrlc = 0, rts_mask, dtr_mask;
	u32 phybase = dev->res.start;
112
	int ret;
113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133

	if (phybase == INTEGRATOR_UART0_BASE) {
		/* UART0 */
		rts_mask = 1 << 4;
		dtr_mask = 1 << 5;
	} else {
		/* UART1 */
		rts_mask = 1 << 6;
		dtr_mask = 1 << 7;
	}

	if (mctrl & TIOCM_RTS)
		ctrlc |= rts_mask;
	else
		ctrls |= rts_mask;

	if (mctrl & TIOCM_DTR)
		ctrlc |= dtr_mask;
	else
		ctrls |= dtr_mask;

134 135 136 137 138 139 140 141 142 143 144
	ret = regmap_write(ap_syscon_map,
			   INTEGRATOR_SC_CTRLS_OFFSET,
			   ctrls);
	if (ret)
		pr_err("MODEM: unable to write PL010 UART CTRLS\n");

	ret = regmap_write(ap_syscon_map,
			   INTEGRATOR_SC_CTRLC_OFFSET,
			   ctrlc);
	if (ret)
		pr_err("MODEM: unable to write PL010 UART CRTLC\n");
145 146 147 148 149 150
}

struct amba_pl010_data ap_uart_data = {
	.set_mctrl = integrator_uart_set_mctrl,
};

151 152 153 154
void __init ap_init_early(void)
{
}

155 156
static void __init ap_init_irq_of(void)
{
157
	cm_init();
158
	irqchip_init();
159 160
}

161 162 163
/* For the Device Tree, add in the UART callbacks as AUXDATA */
static struct of_dev_auxdata ap_auxdata_lookup[] __initdata = {
	OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_UART0_BASE,
164
		"uart0", &ap_uart_data),
165
	OF_DEV_AUXDATA("arm,primecell", INTEGRATOR_UART1_BASE,
166
		"uart1", &ap_uart_data),
167 168 169
	{ /* sentinel */ },
};

170 171 172 173 174
static const struct of_device_id ap_syscon_match[] = {
	{ .compatible = "arm,integrator-ap-syscon"},
	{ },
};

175 176
static void __init ap_init_of(void)
{
177
	u32 sc_dec;
178
	struct device_node *syscon;
179
	int ret;
180 181
	int i;

182 183
	of_platform_default_populate(NULL, ap_auxdata_lookup, NULL);

184
	syscon = of_find_matching_node(NULL, ap_syscon_match);
185 186
	if (!syscon)
		return;
187 188 189
	ap_syscon_map = syscon_node_to_regmap(syscon);
	if (IS_ERR(ap_syscon_map)) {
		pr_crit("could not find Integrator/AP system controller\n");
190
		return;
191
	}
192

193 194 195 196 197
	ret = regmap_read(ap_syscon_map,
			  INTEGRATOR_SC_DEC_OFFSET,
			  &sc_dec);
	if (ret) {
		pr_crit("could not read from Integrator/AP syscon\n");
198
		return;
199
	}
200

201 202 203 204 205 206 207 208 209 210 211 212 213
	for (i = 0; i < 4; i++) {
		struct lm_device *lmdev;

		if ((sc_dec & (16 << i)) == 0)
			continue;

		lmdev = kzalloc(sizeof(struct lm_device), GFP_KERNEL);
		if (!lmdev)
			continue;

		lmdev->resource.start = 0xc0000000 + 0x10000000 * i;
		lmdev->resource.end = lmdev->resource.start + 0x0fffffff;
		lmdev->resource.flags = IORESOURCE_MEM;
214
		lmdev->irq = irq_of_parse_and_map(syscon, i);
215 216 217 218 219 220
		lmdev->id = i;

		lm_device_register(lmdev);
	}
}

221 222 223 224 225 226 227 228 229 230
static const char * ap_dt_board_compat[] = {
	"arm,integrator-ap",
	NULL,
};

DT_MACHINE_START(INTEGRATOR_AP_DT, "ARM Integrator/AP (Device Tree)")
	.reserve	= integrator_reserve,
	.map_io		= ap_map_io,
	.init_early	= ap_init_early,
	.init_irq	= ap_init_irq_of,
231
	.init_machine	= ap_init_of,
232 233
	.dt_compat      = ap_dt_board_compat,
MACHINE_END