omap4.dtsi 24.5 KB
Newer Older
1 2 3 4 5 6 7 8
/*
 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

9
#include <dt-bindings/gpio/gpio.h>
10
#include <dt-bindings/interrupt-controller/arm-gic.h>
11
#include <dt-bindings/pinctrl/omap.h>
12 13 14

/ {
	compatible = "ti,omap4430", "ti,omap4";
15
	interrupt-parent = <&wakeupgen>;
16 17
	#address-cells = <1>;
	#size-cells = <1>;
18 19

	aliases {
20 21 22 23
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
		i2c3 = &i2c4;
24 25 26 27
		serial0 = &uart1;
		serial1 = &uart2;
		serial2 = &uart3;
		serial3 = &uart4;
28 29
	};

30
	cpus {
31 32 33
		#address-cells = <1>;
		#size-cells = <0>;

34 35
		cpu@0 {
			compatible = "arm,cortex-a9";
36
			device_type = "cpu";
37
			next-level-cache = <&L2>;
38
			reg = <0x0>;
39 40 41 42 43

			clocks = <&dpll_mpu_ck>;
			clock-names = "cpu";

			clock-latency = <300000>; /* From omap-cpufreq driver */
44 45 46
		};
		cpu@1 {
			compatible = "arm,cortex-a9";
47
			device_type = "cpu";
48
			next-level-cache = <&L2>;
49
			reg = <0x1>;
50 51 52
		};
	};

53 54 55 56 57 58
	gic: interrupt-controller@48241000 {
		compatible = "arm,cortex-a9-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x48241000 0x1000>,
		      <0x48240100 0x0100>;
59
		interrupt-parent = <&gic>;
60 61
	};

62 63 64 65 66 67 68
	L2: l2-cache-controller@48242000 {
		compatible = "arm,pl310-cache";
		reg = <0x48242000 0x1000>;
		cache-unified;
		cache-level = <2>;
	};

69
	local-timer@48240600 {
70
		compatible = "arm,cortex-a9-twd-timer";
71
		clocks = <&mpu_periphclk>;
72
		reg = <0x48240600 0x20>;
73
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_EDGE_RISING)>;
74 75 76 77 78 79 80 81 82
		interrupt-parent = <&gic>;
	};

	wakeupgen: interrupt-controller@48281000 {
		compatible = "ti,omap4-wugen-mpu";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x48281000 0x1000>;
		interrupt-parent = <&gic>;
83 84
	};

85
	/*
86
	 * The soc node represents the soc top level view. It is used for IPs
87 88 89 90
	 * that are not memory mapped in the MPU view or for the MPU itself.
	 */
	soc {
		compatible = "ti,omap-infra";
91 92 93
		mpu {
			compatible = "ti,omap4-mpu";
			ti,hwmods = "mpu";
94
			sram = <&ocmcram>;
95 96 97 98 99 100 101 102 103 104 105
		};

		dsp {
			compatible = "ti,omap3-c64";
			ti,hwmods = "dsp";
		};

		iva {
			compatible = "ti,ivahd";
			ti,hwmods = "iva";
		};
106 107 108 109 110
	};

	/*
	 * XXX: Use a flat representation of the OMAP4 interconnect.
	 * The real OMAP interconnect network is quite complex.
111
	 * Since it will not bring real advantage to represent that in DT for
112 113 114 115
	 * the moment, just use a fake OCP bus entry to represent the whole bus
	 * hierarchy.
	 */
	ocp {
116
		compatible = "ti,omap4-l3-noc", "simple-bus";
117 118 119
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
120
		ti,hwmods = "l3_main_1", "l3_main_2", "l3_main_3";
121 122 123
		reg = <0x44000000 0x1000>,
		      <0x44800000 0x2000>,
		      <0x45000000 0x1000>;
124 125
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
126

127 128 129 130 131
		l4_cfg: l4@4a000000 {
			compatible = "ti,omap4-l4-cfg", "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0 0x4a000000 0x1000000>;
Tero Kristo's avatar
Tero Kristo committed
132

133 134 135
			cm1: cm1@4000 {
				compatible = "ti,omap4-cm1";
				reg = <0x4000 0x2000>;
Tero Kristo's avatar
Tero Kristo committed
136

137 138 139 140
				cm1_clocks: clocks {
					#address-cells = <1>;
					#size-cells = <0>;
				};
Tero Kristo's avatar
Tero Kristo committed
141

142 143
				cm1_clockdomains: clockdomains {
				};
Tero Kristo's avatar
Tero Kristo committed
144 145
			};

146 147 148
			cm2: cm2@8000 {
				compatible = "ti,omap4-cm2";
				reg = <0x8000 0x3000>;
Tero Kristo's avatar
Tero Kristo committed
149

150 151 152 153
				cm2_clocks: clocks {
					#address-cells = <1>;
					#size-cells = <0>;
				};
Tero Kristo's avatar
Tero Kristo committed
154

155 156
				cm2_clockdomains: clockdomains {
				};
Tero Kristo's avatar
Tero Kristo committed
157 158
			};

159 160 161
			omap4_scm_core: scm@2000 {
				compatible = "ti,omap4-scm-core", "simple-bus";
				reg = <0x2000 0x1000>;
Tero Kristo's avatar
Tero Kristo committed
162
				#address-cells = <1>;
163 164 165 166 167 168 169 170 171
				#size-cells = <1>;
				ranges = <0 0x2000 0x1000>;

				scm_conf: scm_conf@0 {
					compatible = "syscon";
					reg = <0x0 0x800>;
					#address-cells = <1>;
					#size-cells = <1>;
				};
Tero Kristo's avatar
Tero Kristo committed
172 173
			};

174 175 176 177 178 179 180 181 182 183 184 185 186
			omap4_padconf_core: scm@100000 {
				compatible = "ti,omap4-scm-padconf-core",
					     "simple-bus";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x100000 0x1000>;

				omap4_pmx_core: pinmux@40 {
					compatible = "ti,omap4-padconf",
						     "pinctrl-single";
					reg = <0x40 0x0196>;
					#address-cells = <1>;
					#size-cells = <0>;
187
					#pinctrl-cells = <1>;
188 189 190 191 192 193 194
					#interrupt-cells = <1>;
					interrupt-controller;
					pinctrl-single,register-width = <16>;
					pinctrl-single,function-mask = <0x7fff>;
				};

				omap4_padconf_global: omap4_padconf_global@5a0 {
195 196
					compatible = "syscon",
						     "simple-bus";
197 198 199
					reg = <0x5a0 0x170>;
					#address-cells = <1>;
					#size-cells = <1>;
200
					ranges = <0 0x5a0 0x170>;
201

202
					pbias_regulator: pbias_regulator@60 {
203
						compatible = "ti,pbias-omap4", "ti,pbias-omap";
204 205 206 207 208 209 210 211 212
						reg = <0x60 0x4>;
						syscon = <&omap4_padconf_global>;
						pbias_mmc_reg: pbias_mmc_omap4 {
							regulator-name = "pbias_mmc_omap4";
							regulator-min-microvolt = <1800000>;
							regulator-max-microvolt = <3000000>;
						};
					};
				};
Tero Kristo's avatar
Tero Kristo committed
213 214
			};

215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259
			l4_wkup: l4@300000 {
				compatible = "ti,omap4-l4-wkup", "simple-bus";
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x300000 0x40000>;

				counter32k: counter@4000 {
					compatible = "ti,omap-counter32k";
					reg = <0x4000 0x20>;
					ti,hwmods = "counter_32k";
				};

				prm: prm@6000 {
					compatible = "ti,omap4-prm";
					reg = <0x6000 0x3000>;
					interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;

					prm_clocks: clocks {
						#address-cells = <1>;
						#size-cells = <0>;
					};

					prm_clockdomains: clockdomains {
					};
				};

				scrm: scrm@a000 {
					compatible = "ti,omap4-scrm";
					reg = <0xa000 0x2000>;

					scrm_clocks: clocks {
						#address-cells = <1>;
						#size-cells = <0>;
					};

					scrm_clockdomains: clockdomains {
					};
				};

				omap4_pmx_wkup: pinmux@1e040 {
					compatible = "ti,omap4-padconf",
						     "pinctrl-single";
					reg = <0x1e040 0x0038>;
					#address-cells = <1>;
					#size-cells = <0>;
260
					#pinctrl-cells = <1>;
261 262 263 264 265
					#interrupt-cells = <1>;
					interrupt-controller;
					pinctrl-single,register-width = <16>;
					pinctrl-single,function-mask = <0x7fff>;
				};
Balaji T K's avatar
Balaji T K committed
266 267 268
			};
		};

269 270 271 272 273
		ocmcram: ocmcram@40304000 {
			compatible = "mmio-sram";
			reg = <0x40304000 0xa000>; /* 40k */
		};

274 275 276
		sdma: dma-controller@4a056000 {
			compatible = "ti,omap4430-sdma";
			reg = <0x4a056000 0x1000>;
277 278 279 280
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
281
			#dma-cells = <1>;
282 283
			dma-channels = <32>;
			dma-requests = <127>;
284 285
		};

286 287
		gpio1: gpio@4a310000 {
			compatible = "ti,omap4-gpio";
288
			reg = <0x4a310000 0x200>;
289
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
290
			ti,hwmods = "gpio1";
291
			ti,gpio-always-on;
292 293 294
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
295
			#interrupt-cells = <2>;
296 297 298 299
		};

		gpio2: gpio@48055000 {
			compatible = "ti,omap4-gpio";
300
			reg = <0x48055000 0x200>;
301
			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
302 303 304 305
			ti,hwmods = "gpio2";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
306
			#interrupt-cells = <2>;
307 308 309 310
		};

		gpio3: gpio@48057000 {
			compatible = "ti,omap4-gpio";
311
			reg = <0x48057000 0x200>;
312
			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
313 314 315 316
			ti,hwmods = "gpio3";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
317
			#interrupt-cells = <2>;
318 319 320 321
		};

		gpio4: gpio@48059000 {
			compatible = "ti,omap4-gpio";
322
			reg = <0x48059000 0x200>;
323
			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
324 325 326 327
			ti,hwmods = "gpio4";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
328
			#interrupt-cells = <2>;
329 330 331 332
		};

		gpio5: gpio@4805b000 {
			compatible = "ti,omap4-gpio";
333
			reg = <0x4805b000 0x200>;
334
			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
335 336 337 338
			ti,hwmods = "gpio5";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
339
			#interrupt-cells = <2>;
340 341 342 343
		};

		gpio6: gpio@4805d000 {
			compatible = "ti,omap4-gpio";
344
			reg = <0x4805d000 0x200>;
345
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
346 347 348 349
			ti,hwmods = "gpio6";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
350
			#interrupt-cells = <2>;
351
		};
352

353 354 355 356 357 358 359 360
		elm: elm@48078000 {
			compatible = "ti,am3352-elm";
			reg = <0x48078000 0x2000>;
			interrupts = <4>;
			ti,hwmods = "elm";
			status = "disabled";
		};

361 362 363 364 365
		gpmc: gpmc@50000000 {
			compatible = "ti,omap4430-gpmc";
			reg = <0x50000000 0x1000>;
			#address-cells = <2>;
			#size-cells = <1>;
366
			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
367 368
			dmas = <&sdma 4>;
			dma-names = "rxtx";
369 370 371
			gpmc,num-cs = <8>;
			gpmc,num-waitpins = <4>;
			ti,hwmods = "gpmc";
372
			ti,no-idle-on-init;
373 374
			clocks = <&l3_div_ck>;
			clock-names = "fck";
375 376 377 378
			interrupt-controller;
			#interrupt-cells = <2>;
			gpio-controller;
			#gpio-cells = <2>;
379 380
		};

381
		uart1: serial@4806a000 {
382
			compatible = "ti,omap4-uart";
383
			reg = <0x4806a000 0x100>;
384
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
385 386 387 388
			ti,hwmods = "uart1";
			clock-frequency = <48000000>;
		};

389
		uart2: serial@4806c000 {
390
			compatible = "ti,omap4-uart";
391
			reg = <0x4806c000 0x100>;
392
			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
393 394 395 396
			ti,hwmods = "uart2";
			clock-frequency = <48000000>;
		};

397
		uart3: serial@48020000 {
398
			compatible = "ti,omap4-uart";
399
			reg = <0x48020000 0x100>;
400
			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
401 402 403 404
			ti,hwmods = "uart3";
			clock-frequency = <48000000>;
		};

405
		uart4: serial@4806e000 {
406
			compatible = "ti,omap4-uart";
407
			reg = <0x4806e000 0x100>;
408
			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
409 410 411
			ti,hwmods = "uart4";
			clock-frequency = <48000000>;
		};
412

413 414 415 416
		hwspinlock: spinlock@4a0f6000 {
			compatible = "ti,omap4-hwspinlock";
			reg = <0x4a0f6000 0x1000>;
			ti,hwmods = "spinlock";
417
			#hwlock-cells = <1>;
418 419
		};

420 421
		i2c1: i2c@48070000 {
			compatible = "ti,omap4-i2c";
422
			reg = <0x48070000 0x100>;
423
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
424 425 426 427 428 429 430
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c1";
		};

		i2c2: i2c@48072000 {
			compatible = "ti,omap4-i2c";
431
			reg = <0x48072000 0x100>;
432
			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
433 434 435 436 437 438 439
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c2";
		};

		i2c3: i2c@48060000 {
			compatible = "ti,omap4-i2c";
440
			reg = <0x48060000 0x100>;
441
			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
442 443 444 445 446 447 448
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c3";
		};

		i2c4: i2c@48350000 {
			compatible = "ti,omap4-i2c";
449
			reg = <0x48350000 0x100>;
450
			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
451 452 453 454
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c4";
		};
455 456 457

		mcspi1: spi@48098000 {
			compatible = "ti,omap4-mcspi";
458
			reg = <0x48098000 0x200>;
459
			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
460 461 462 463
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi1";
			ti,spi-num-cs = <4>;
464 465 466 467 468 469 470 471 472 473
			dmas = <&sdma 35>,
			       <&sdma 36>,
			       <&sdma 37>,
			       <&sdma 38>,
			       <&sdma 39>,
			       <&sdma 40>,
			       <&sdma 41>,
			       <&sdma 42>;
			dma-names = "tx0", "rx0", "tx1", "rx1",
				    "tx2", "rx2", "tx3", "rx3";
474 475 476 477
		};

		mcspi2: spi@4809a000 {
			compatible = "ti,omap4-mcspi";
478
			reg = <0x4809a000 0x200>;
479
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
480 481 482 483
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi2";
			ti,spi-num-cs = <2>;
484 485 486 487 488
			dmas = <&sdma 43>,
			       <&sdma 44>,
			       <&sdma 45>,
			       <&sdma 46>;
			dma-names = "tx0", "rx0", "tx1", "rx1";
489 490 491 492
		};

		mcspi3: spi@480b8000 {
			compatible = "ti,omap4-mcspi";
493
			reg = <0x480b8000 0x200>;
494
			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
495 496 497 498
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi3";
			ti,spi-num-cs = <2>;
499 500
			dmas = <&sdma 15>, <&sdma 16>;
			dma-names = "tx0", "rx0";
501 502 503 504
		};

		mcspi4: spi@480ba000 {
			compatible = "ti,omap4-mcspi";
505
			reg = <0x480ba000 0x200>;
506
			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
507 508 509 510
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi4";
			ti,spi-num-cs = <1>;
511 512
			dmas = <&sdma 70>, <&sdma 71>;
			dma-names = "tx0", "rx0";
513
		};
514 515 516

		mmc1: mmc@4809c000 {
			compatible = "ti,omap4-hsmmc";
517
			reg = <0x4809c000 0x400>;
518
			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
519 520 521
			ti,hwmods = "mmc1";
			ti,dual-volt;
			ti,needs-special-reset;
522 523
			dmas = <&sdma 61>, <&sdma 62>;
			dma-names = "tx", "rx";
Balaji T K's avatar
Balaji T K committed
524
			pbias-supply = <&pbias_mmc_reg>;
525 526 527 528
		};

		mmc2: mmc@480b4000 {
			compatible = "ti,omap4-hsmmc";
529
			reg = <0x480b4000 0x400>;
530
			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
531 532
			ti,hwmods = "mmc2";
			ti,needs-special-reset;
533 534
			dmas = <&sdma 47>, <&sdma 48>;
			dma-names = "tx", "rx";
535 536 537 538
		};

		mmc3: mmc@480ad000 {
			compatible = "ti,omap4-hsmmc";
539
			reg = <0x480ad000 0x400>;
540
			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
541 542
			ti,hwmods = "mmc3";
			ti,needs-special-reset;
543 544
			dmas = <&sdma 77>, <&sdma 78>;
			dma-names = "tx", "rx";
545 546 547 548
		};

		mmc4: mmc@480d1000 {
			compatible = "ti,omap4-hsmmc";
549
			reg = <0x480d1000 0x400>;
550
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
551 552
			ti,hwmods = "mmc4";
			ti,needs-special-reset;
553 554
			dmas = <&sdma 57>, <&sdma 58>;
			dma-names = "tx", "rx";
555 556 557 558
		};

		mmc5: mmc@480d5000 {
			compatible = "ti,omap4-hsmmc";
559
			reg = <0x480d5000 0x400>;
560
			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
561 562
			ti,hwmods = "mmc5";
			ti,needs-special-reset;
563 564
			dmas = <&sdma 59>, <&sdma 60>;
			dma-names = "tx", "rx";
565
		};
566

567 568 569 570 571
		mmu_dsp: mmu@4a066000 {
			compatible = "ti,omap4-iommu";
			reg = <0x4a066000 0x100>;
			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
			ti,hwmods = "mmu_dsp";
572
			#iommu-cells = <0>;
573 574 575 576 577 578 579
		};

		mmu_ipu: mmu@55082000 {
			compatible = "ti,omap4-iommu";
			reg = <0x55082000 0x100>;
			interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
			ti,hwmods = "mmu_ipu";
580
			#iommu-cells = <0>;
581 582 583
			ti,iommu-bus-err-back;
		};

584 585
		wdt2: wdt@4a314000 {
			compatible = "ti,omap4-wdt", "ti,omap3-wdt";
586
			reg = <0x4a314000 0x80>;
587
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
588 589
			ti,hwmods = "wd_timer2";
		};
590 591 592 593 594

		mcpdm: mcpdm@40132000 {
			compatible = "ti,omap4-mcpdm";
			reg = <0x40132000 0x7f>, /* MPU private access */
			      <0x49032000 0x7f>; /* L3 Interconnect */
595
			reg-names = "mpu", "dma";
596
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
597
			ti,hwmods = "mcpdm";
598 599 600
			dmas = <&sdma 65>,
			       <&sdma 66>;
			dma-names = "up_link", "dn_link";
601
			status = "disabled";
602
		};
603 604 605 606 607

		dmic: dmic@4012e000 {
			compatible = "ti,omap4-dmic";
			reg = <0x4012e000 0x7f>, /* MPU private access */
			      <0x4902e000 0x7f>; /* L3 Interconnect */
608
			reg-names = "mpu", "dma";
609
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
610
			ti,hwmods = "dmic";
611 612
			dmas = <&sdma 67>;
			dma-names = "up_link";
613
			status = "disabled";
614
		};
615

616 617 618 619 620
		mcbsp1: mcbsp@40122000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40122000 0xff>, /* MPU private access */
			      <0x49022000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
621
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
622 623 624
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp1";
625 626 627
			dmas = <&sdma 33>,
			       <&sdma 34>;
			dma-names = "tx", "rx";
628
			status = "disabled";
629 630 631 632 633 634 635
		};

		mcbsp2: mcbsp@40124000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40124000 0xff>, /* MPU private access */
			      <0x49024000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
636
			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
637 638 639
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp2";
640 641 642
			dmas = <&sdma 17>,
			       <&sdma 18>;
			dma-names = "tx", "rx";
643
			status = "disabled";
644 645 646 647 648 649 650
		};

		mcbsp3: mcbsp@40126000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40126000 0xff>, /* MPU private access */
			      <0x49026000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
651
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
652 653 654
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp3";
655 656 657
			dmas = <&sdma 19>,
			       <&sdma 20>;
			dma-names = "tx", "rx";
658
			status = "disabled";
659 660 661 662 663 664
		};

		mcbsp4: mcbsp@48096000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x48096000 0xff>; /* L4 Interconnect */
			reg-names = "mpu";
665
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
666 667 668
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp4";
669 670 671
			dmas = <&sdma 31>,
			       <&sdma 32>;
			dma-names = "tx", "rx";
672
			status = "disabled";
673 674
		};

675 676
		keypad: keypad@4a31c000 {
			compatible = "ti,omap4-keypad";
677
			reg = <0x4a31c000 0x80>;
678
			interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
679
			reg-names = "mpu";
680 681
			ti,hwmods = "kbd";
		};
682

683 684 685 686 687 688 689
		dmm@4e000000 {
			compatible = "ti,omap4-dmm";
			reg = <0x4e000000 0x800>;
			interrupts = <0 113 0x4>;
			ti,hwmods = "dmm";
		};

690 691
		emif1: emif@4c000000 {
			compatible = "ti,emif-4d";
692
			reg = <0x4c000000 0x100>;
693
			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
694
			ti,hwmods = "emif1";
695
			ti,no-idle-on-init;
696 697 698 699 700 701 702 703
			phy-type = <1>;
			hw-caps-read-idle-ctrl;
			hw-caps-ll-interface;
			hw-caps-temp-alert;
		};

		emif2: emif@4d000000 {
			compatible = "ti,emif-4d";
704
			reg = <0x4d000000 0x100>;
705
			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
706
			ti,hwmods = "emif2";
707
			ti,no-idle-on-init;
708 709 710 711 712
			phy-type = <1>;
			hw-caps-read-idle-ctrl;
			hw-caps-ll-interface;
			hw-caps-temp-alert;
		};
713

714
		ocp2scp@4a0ad000 {
715
			compatible = "ti,omap-ocp2scp";
716
			reg = <0x4a0ad000 0x1f>;
717 718 719 720
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
			ti,hwmods = "ocp2scp_usb_phy";
721 722 723
			usb2_phy: usb2phy@4a0ad080 {
				compatible = "ti,omap-usb2";
				reg = <0x4a0ad080 0x58>;
724
				ctrl-module = <&omap_control_usb2phy>;
725 726
				clocks = <&usb_phy_cm_clk32k>;
				clock-names = "wkupclk";
727
				#phy-cells = <0>;
728
			};
729
		};
Jon Hunter's avatar
Jon Hunter committed
730

Suman Anna's avatar
Suman Anna committed
731 732 733 734 735
		mailbox: mailbox@4a0f4000 {
			compatible = "ti,omap4-mailbox";
			reg = <0x4a0f4000 0x200>;
			interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
			ti,hwmods = "mailbox";
736
			#mbox-cells = <1>;
Suman Anna's avatar
Suman Anna committed
737 738
			ti,mbox-num-users = <3>;
			ti,mbox-num-fifos = <8>;
739 740 741 742 743 744 745 746
			mbox_ipu: mbox_ipu {
				ti,mbox-tx = <0 0 0>;
				ti,mbox-rx = <1 0 0>;
			};
			mbox_dsp: mbox_dsp {
				ti,mbox-tx = <3 0 0>;
				ti,mbox-rx = <2 0 0>;
			};
Suman Anna's avatar
Suman Anna committed
747 748
		};

Jon Hunter's avatar
Jon Hunter committed
749
		timer1: timer@4a318000 {
750
			compatible = "ti,omap3430-timer";
Jon Hunter's avatar
Jon Hunter committed
751
			reg = <0x4a318000 0x80>;
752
			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
753 754 755 756 757
			ti,hwmods = "timer1";
			ti,timer-alwon;
		};

		timer2: timer@48032000 {
758
			compatible = "ti,omap3430-timer";
Jon Hunter's avatar
Jon Hunter committed
759
			reg = <0x48032000 0x80>;
760
			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
761 762 763 764
			ti,hwmods = "timer2";
		};

		timer3: timer@48034000 {
765
			compatible = "ti,omap4430-timer";
Jon Hunter's avatar
Jon Hunter committed
766
			reg = <0x48034000 0x80>;
767
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
768 769 770 771
			ti,hwmods = "timer3";
		};

		timer4: timer@48036000 {
772
			compatible = "ti,omap4430-timer";
Jon Hunter's avatar
Jon Hunter committed
773
			reg = <0x48036000 0x80>;
774
			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
775 776 777
			ti,hwmods = "timer4";
		};

778
		timer5: timer@40138000 {
779
			compatible = "ti,omap4430-timer";
780 781
			reg = <0x40138000 0x80>,
			      <0x49038000 0x80>;
782
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
783 784 785 786
			ti,hwmods = "timer5";
			ti,timer-dsp;
		};

787
		timer6: timer@4013a000 {
788
			compatible = "ti,omap4430-timer";
789 790
			reg = <0x4013a000 0x80>,
			      <0x4903a000 0x80>;
791
			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
792 793 794 795
			ti,hwmods = "timer6";
			ti,timer-dsp;
		};

796
		timer7: timer@4013c000 {
797
			compatible = "ti,omap4430-timer";
798 799
			reg = <0x4013c000 0x80>,
			      <0x4903c000 0x80>;
800
			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
801 802 803 804
			ti,hwmods = "timer7";
			ti,timer-dsp;
		};

805
		timer8: timer@4013e000 {
806
			compatible = "ti,omap4430-timer";
807 808
			reg = <0x4013e000 0x80>,
			      <0x4903e000 0x80>;
809
			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
810 811 812 813 814 815
			ti,hwmods = "timer8";
			ti,timer-pwm;
			ti,timer-dsp;
		};

		timer9: timer@4803e000 {
816
			compatible = "ti,omap4430-timer";
Jon Hunter's avatar
Jon Hunter committed
817
			reg = <0x4803e000 0x80>;
818
			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
819 820 821 822 823
			ti,hwmods = "timer9";
			ti,timer-pwm;
		};

		timer10: timer@48086000 {
824
			compatible = "ti,omap3430-timer";
Jon Hunter's avatar
Jon Hunter committed
825
			reg = <0x48086000 0x80>;
826
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
827 828 829 830 831
			ti,hwmods = "timer10";
			ti,timer-pwm;
		};

		timer11: timer@48088000 {
832
			compatible = "ti,omap4430-timer";
Jon Hunter's avatar
Jon Hunter committed
833
			reg = <0x48088000 0x80>;
834
			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
Jon Hunter's avatar
Jon Hunter committed
835 836 837
			ti,hwmods = "timer11";
			ti,timer-pwm;
		};
838 839 840 841

		usbhstll: usbhstll@4a062000 {
			compatible = "ti,usbhs-tll";
			reg = <0x4a062000 0x1000>;
842
			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
843 844 845 846 847 848 849 850 851 852
			ti,hwmods = "usb_tll_hs";
		};

		usbhshost: usbhshost@4a064000 {
			compatible = "ti,usbhs-host";
			reg = <0x4a064000 0x800>;
			ti,hwmods = "usb_host_hs";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
853 854 855 856 857 858
			clocks = <&init_60m_fclk>,
				 <&xclk60mhsp1_ck>,
				 <&xclk60mhsp2_ck>;
			clock-names = "refclk_60m_int",
				      "refclk_60m_ext_p1",
				      "refclk_60m_ext_p2";
859 860

			usbhsohci: ohci@4a064800 {
861
				compatible = "ti,ohci-omap3";
862 863
				reg = <0x4a064800 0x400>;
				interrupt-parent = <&gic>;
864
				interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
865 866 867
			};

			usbhsehci: ehci@4a064c00 {
868
				compatible = "ti,ehci-omap";
869 870
				reg = <0x4a064c00 0x400>;
				interrupt-parent = <&gic>;
871
				interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
872 873
			};
		};
874

875 876 877 878 879 880 881 882 883 884
		omap_control_usb2phy: control-phy@4a002300 {
			compatible = "ti,control-phy-usb2";
			reg = <0x4a002300 0x4>;
			reg-names = "power";
		};

		omap_control_usbotg: control-phy@4a00233c {
			compatible = "ti,control-phy-otghs";
			reg = <0x4a00233c 0x4>;
			reg-names = "otghs_control";
885
		};
886 887 888 889

		usb_otg_hs: usb_otg_hs@4a0ab000 {
			compatible = "ti,omap4-musb";
			reg = <0x4a0ab000 0x7ff>;
890
			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
891 892 893
			interrupt-names = "mc", "dma";
			ti,hwmods = "usb_otg_hs";
			usb-phy = <&usb2_phy>;
894 895
			phys = <&usb2_phy>;
			phy-names = "usb2-phy";
896 897 898
			multipoint = <1>;
			num-eps = <16>;
			ram-bits = <12>;
899
			ctrl-module = <&omap_control_usbotg>;
900
		};
Joel Fernandes's avatar
Joel Fernandes committed
901 902 903 904 905 906 907 908 909

		aes: aes@4b501000 {
			compatible = "ti,omap4-aes";
			ti,hwmods = "aes";
			reg = <0x4b501000 0xa0>;
			interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&sdma 111>, <&sdma 110>;
			dma-names = "tx", "rx";
		};
910 911 912 913 914 915 916 917 918

		des: des@480a5000 {
			compatible = "ti,omap4-des";
			ti,hwmods = "des";
			reg = <0x480a5000 0xa0>;
			interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
			dmas = <&sdma 117>, <&sdma 116>;
			dma-names = "tx", "rx";
		};
919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944

		abb_mpu: regulator-abb-mpu {
			compatible = "ti,abb-v2";
			regulator-name = "abb_mpu";
			#address-cells = <0>;
			#size-cells = <0>;
			ti,tranxdone-status-mask = <0x80>;
			clocks = <&sys_clkin_ck>;
			ti,settling-time = <50>;
			ti,clock-cycles = <16>;

			status = "disabled";
		};

		abb_iva: regulator-abb-iva {
			compatible = "ti,abb-v2";
			regulator-name = "abb_iva";
			#address-cells = <0>;
			#size-cells = <0>;
			ti,tranxdone-status-mask = <0x80000000>;
			clocks = <&sys_clkin_ck>;
			ti,settling-time = <50>;
			ti,clock-cycles = <16>;

			status = "disabled";
		};
945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970

		dss: dss@58000000 {
			compatible = "ti,omap4-dss";
			reg = <0x58000000 0x80>;
			status = "disabled";
			ti,hwmods = "dss_core";
			clocks = <&dss_dss_clk>;
			clock-names = "fck";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

			dispc@58001000 {
				compatible = "ti,omap4-dispc";
				reg = <0x58001000 0x1000>;
				interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
				ti,hwmods = "dss_dispc";
				clocks = <&dss_dss_clk>;
				clock-names = "fck";
			};

			rfbi: encoder@58002000  {
				compatible = "ti,omap4-rfbi";
				reg = <0x58002000 0x1000>;
				status = "disabled";
				ti,hwmods = "dss_rfbi";
Tomi Valkeinen's avatar
Tomi Valkeinen committed
971
				clocks = <&dss_dss_clk>, <&l3_div_ck>;
972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021
				clock-names = "fck", "ick";
			};

			venc: encoder@58003000 {
				compatible = "ti,omap4-venc";
				reg = <0x58003000 0x1000>;
				status = "disabled";
				ti,hwmods = "dss_venc";
				clocks = <&dss_tv_clk>;
				clock-names = "fck";
			};

			dsi1: encoder@58004000 {
				compatible = "ti,omap4-dsi";
				reg = <0x58004000 0x200>,
				      <0x58004200 0x40>,
				      <0x58004300 0x20>;
				reg-names = "proto", "phy", "pll";
				interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
				ti,hwmods = "dss_dsi1";
				clocks = <&dss_dss_clk>, <&dss_sys_clk>;
				clock-names = "fck", "sys_clk";
			};

			dsi2: encoder@58005000 {
				compatible = "ti,omap4-dsi";
				reg = <0x58005000 0x200>,
				      <0x58005200 0x40>,
				      <0x58005300 0x20>;
				reg-names = "proto", "phy", "pll";
				interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
				ti,hwmods = "dss_dsi2";
				clocks = <&dss_dss_clk>, <&dss_sys_clk>;
				clock-names = "fck", "sys_clk";
			};

			hdmi: encoder@58006000 {
				compatible = "ti,omap4-hdmi";
				reg = <0x58006000 0x200>,
				      <0x58006200 0x100>,
				      <0x58006300 0x100>,
				      <0x58006400 0x1000>;
				reg-names = "wp", "pll", "phy", "core";
				interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
				status = "disabled";
				ti,hwmods = "dss_hdmi";
				clocks = <&dss_48mhz_clk>, <&dss_sys_clk>;
				clock-names = "fck", "sys_clk";
1022 1023
				dmas = <&sdma 76>;
				dma-names = "audio_tx";
1024 1025
			};
		};
1026 1027
	};
};
Tero Kristo's avatar
Tero Kristo committed
1028 1029

/include/ "omap44xx-clocks.dtsi"