hpt366.c 41.9 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0-only
Linus Torvalds's avatar
Linus Torvalds committed
2 3 4 5
/*
 * Copyright (C) 1999-2003		Andre Hedrick <andre@linux-ide.org>
 * Portions Copyright (C) 2001	        Sun Microsystems, Inc.
 * Portions Copyright (C) 2003		Red Hat Inc
6
 * Portions Copyright (C) 2007		Bartlomiej Zolnierkiewicz
7
 * Portions Copyright (C) 2005-2009	MontaVista Software, Inc.
Linus Torvalds's avatar
Linus Torvalds committed
8 9 10 11 12 13
 *
 * Thanks to HighPoint Technologies for their assistance, and hardware.
 * Special Thanks to Jon Burchmore in SanDiego for the deep pockets, his
 * donation of an ABit BP6 mainboard, processor, and memory acellerated
 * development and support.
 *
14
 *
15
 * HighPoint has its own drivers (open source except for the RAID part)
16
 * available from http://www.highpoint-tech.com/USA_new/service_support.htm 
17 18 19
 * This may be useful to anyone wanting to work on this driver, however  do not
 * trust  them too much since the code tends to become less and less meaningful
 * as the time passes... :-/
20
 *
Linus Torvalds's avatar
Linus Torvalds committed
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55
 * Note that final HPT370 support was done by force extraction of GPL.
 *
 * - add function for getting/setting power status of drive
 * - the HPT370's state machine can get confused. reset it before each dma 
 *   xfer to prevent that from happening.
 * - reset state engine whenever we get an error.
 * - check for busmaster state at end of dma. 
 * - use new highpoint timings.
 * - detect bus speed using highpoint register.
 * - use pll if we don't have a clock table. added a 66MHz table that's
 *   just 2x the 33MHz table.
 * - removed turnaround. NOTE: we never want to switch between pll and
 *   pci clocks as the chip can glitch in those cases. the highpoint
 *   approved workaround slows everything down too much to be useful. in
 *   addition, we would have to serialize access to each chip.
 * 	Adrian Sun <a.sun@sun.com>
 *
 * add drive timings for 66MHz PCI bus,
 * fix ATA Cable signal detection, fix incorrect /proc info
 * add /proc display for per-drive PIO/DMA/UDMA mode and
 * per-channel ATA-33/66 Cable detect.
 * 	Duncan Laurie <void@sun.com>
 *
 * fixup /proc output for multiple controllers
 *	Tim Hockin <thockin@sun.com>
 *
 * On hpt366: 
 * Reset the hpt366 on error, reset on dma
 * Fix disabling Fast Interrupt hpt366.
 * 	Mike Waychison <crlf@sun.com>
 *
 * Added support for 372N clocking and clock switching. The 372N needs
 * different clocks on read/write. This requires overloading rw_disk and
 * other deeply crazy things. Thanks to <http://www.hoerstreich.de> for
 * keeping me sane. 
56
 *		Alan Cox <alan@lxorguk.ukuu.org.uk>
Linus Torvalds's avatar
Linus Torvalds committed
57
 *
58 59 60 61 62
 * - fix the clock turnaround code: it was writing to the wrong ports when
 *   called for the secondary channel, caching the current clock mode per-
 *   channel caused the cached register value to get out of sync with the
 *   actual one, the channels weren't serialized, the turnaround shouldn't
 *   be done on 66 MHz PCI bus
63 64 65 66
 * - disable UltraATA/100 for HPT370 by default as the 33 MHz clock being used
 *   does not allow for this speed anyway
 * - avoid touching disabled channels (e.g. HPT371/N are single channel chips,
 *   their primary channel is kind of virtual, it isn't tied to any pins)
67 68 69
 * - fix/remove bad/unused timing tables and use one set of tables for the whole
 *   HPT37x chip family; save space by introducing the separate transfer mode
 *   table in which the mode lookup is done
70
 * - use f_CNT value saved by  the HighPoint BIOS as reading it directly gives
71 72
 *   the wrong PCI frequency since DPLL has already been calibrated by BIOS;
 *   read it only from the function 0 of HPT374 chips
73 74
 * - fix the hotswap code:  it caused RESET- to glitch when tristating the bus,
 *   and for HPT36x the obsolete HDIO_TRISTATE_HWIF handler was called instead
75 76
 * - pass to init_chipset() handlers a copy of the IDE PCI device structure as
 *   they tamper with its fields
77 78
 * - pass  to the init_setup handlers a copy of the ide_pci_device_t structure
 *   since they may tamper with its fields
79 80
 * - prefix the driver startup messages with the real chip name
 * - claim the extra 240 bytes of I/O space for all chips
81
 * - optimize the UltraDMA filtering and the drive list lookup code
82
 * - use pci_get_slot() to get to the function 1 of HPT36x/374
83 84 85 86
 * - cache offset of the channel's misc. control registers (MCRs) being used
 *   throughout the driver
 * - only touch the relevant MCR when detecting the cable type on HPT374's
 *   function 1
87
 * - rename all the register related variables consistently
88 89
 * - move all the interrupt twiddling code from the speedproc handlers into
 *   init_hwif_hpt366(), also grouping all the DMA related code together there
90
 * - merge HPT36x/HPT37x speedproc handlers, fix PIO timing register mask and
91 92 93 94
 *   separate the UltraDMA and MWDMA masks there to avoid changing PIO timings
 *   when setting an UltraDMA mode
 * - fix hpt3xx_tune_drive() to set the PIO mode requested, not always select
 *   the best possible one
95
 * - clean up DMA timeout handling for HPT370
96 97 98 99 100 101 102
 * - switch to using the enumeration type to differ between the numerous chip
 *   variants, matching PCI device/revision ID with the chip type early, at the
 *   init_setup stage
 * - extend the hpt_info structure to hold the DPLL and PCI clock frequencies,
 *   stop duplicating it for each channel by storing the pointer in the pci_dev
 *   structure: first, at the init_setup stage, point it to a static "template"
 *   with only the chip type and its specific base DPLL frequency, the highest
103 104 105
 *   UltraDMA mode, and the chip settings table pointer filled,  then, at the
 *   init_chipset stage, allocate per-chip instance  and fill it with the rest
 *   of the necessary information
106 107 108 109
 * - get rid of the constant thresholds in the HPT37x PCI clock detection code,
 *   switch  to calculating  PCI clock frequency based on the chip's base DPLL
 *   frequency
 * - switch to using the  DPLL clock and enable UltraATA/133 mode by default on
110 111
 *   anything  newer than HPT370/A (except HPT374 that is not capable of this
 *   mode according to the manual)
112 113
 * - fold PCI clock detection and DPLL setup code into init_chipset_hpt366(),
 *   also fixing the interchanged 25/40 MHz PCI clock cases for HPT36x chips;
114 115
 *   unify HPT36x/37x timing setup code and the speedproc handlers by joining
 *   the register setting lists into the table indexed by the clock selected
116
 * - set the correct hwif->ultra_mask for each individual chip
117
 * - add Ultra and MW DMA mode filtering for the HPT37[24] based SATA cards
118 119
 * - stop resetting HPT370's state machine before each DMA transfer as that has
 *   caused more harm than good
120
 *	Sergei Shtylyov, <sshtylyov@ru.mvista.com> or <source@mvista.com>
Linus Torvalds's avatar
Linus Torvalds committed
121 122 123 124 125 126 127 128 129 130 131
 */

#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/delay.h>
#include <linux/blkdev.h>
#include <linux/interrupt.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/ide.h>
132
#include <linux/slab.h>
Linus Torvalds's avatar
Linus Torvalds committed
133

134
#include <linux/uaccess.h>
Linus Torvalds's avatar
Linus Torvalds committed
135 136
#include <asm/io.h>

137 138
#define DRV_NAME "hpt366"

Linus Torvalds's avatar
Linus Torvalds committed
139
/* various tuning parameters */
140
#undef	HPT_RESET_STATE_ENGINE
141
#undef	HPT_DELAY_INTERRUPT
Linus Torvalds's avatar
Linus Torvalds committed
142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177

static const char *bad_ata100_5[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
	NULL
};

static const char *bad_ata66_4[] = {
	"IBM-DTLA-307075",
	"IBM-DTLA-307060",
	"IBM-DTLA-307045",
	"IBM-DTLA-307030",
	"IBM-DTLA-307020",
	"IBM-DTLA-307015",
	"IBM-DTLA-305040",
	"IBM-DTLA-305030",
	"IBM-DTLA-305020",
	"IC35L010AVER07-0",
	"IC35L020AVER07-0",
	"IC35L030AVER07-0",
	"IC35L040AVER07-0",
	"IC35L060AVER07-0",
	"WDC AC310200R",
178
	"MAXTOR STM3320620A",
Linus Torvalds's avatar
Linus Torvalds committed
179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197
	NULL
};

static const char *bad_ata66_3[] = {
	"WDC AC310200R",
	NULL
};

static const char *bad_ata33[] = {
	"Maxtor 92720U8", "Maxtor 92040U6", "Maxtor 91360U4", "Maxtor 91020U3", "Maxtor 90845U3", "Maxtor 90650U2",
	"Maxtor 91360D8", "Maxtor 91190D7", "Maxtor 91020D6", "Maxtor 90845D5", "Maxtor 90680D4", "Maxtor 90510D3", "Maxtor 90340D2",
	"Maxtor 91152D8", "Maxtor 91008D7", "Maxtor 90845D6", "Maxtor 90840D6", "Maxtor 90720D5", "Maxtor 90648D5", "Maxtor 90576D4",
	"Maxtor 90510D4",
	"Maxtor 90432D3", "Maxtor 90288D2", "Maxtor 90256D2",
	"Maxtor 91000D8", "Maxtor 90910D8", "Maxtor 90875D7", "Maxtor 90840D7", "Maxtor 90750D6", "Maxtor 90625D5", "Maxtor 90500D4",
	"Maxtor 91728D8", "Maxtor 91512D7", "Maxtor 91303D6", "Maxtor 91080D5", "Maxtor 90845D4", "Maxtor 90680D4", "Maxtor 90648D3", "Maxtor 90432D2",
	NULL
};

198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
static u8 xfer_speeds[] = {
	XFER_UDMA_6,
	XFER_UDMA_5,
	XFER_UDMA_4,
	XFER_UDMA_3,
	XFER_UDMA_2,
	XFER_UDMA_1,
	XFER_UDMA_0,

	XFER_MW_DMA_2,
	XFER_MW_DMA_1,
	XFER_MW_DMA_0,

	XFER_PIO_4,
	XFER_PIO_3,
	XFER_PIO_2,
	XFER_PIO_1,
	XFER_PIO_0
Linus Torvalds's avatar
Linus Torvalds committed
216 217
};

218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
/* Key for bus clock timings
 * 36x   37x
 * bits  bits
 * 0:3	 0:3	data_high_time. Inactive time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 4:7	 4:8	data_low_time. Active time of DIOW_/DIOR_ for PIO and MW DMA.
 *		cycles = value + 1
 * 8:11  9:12	cmd_high_time. Inactive time of DIOW_/DIOR_ during task file
 *		register access.
 * 12:15 13:17	cmd_low_time. Active time of DIOW_/DIOR_ during task file
 *		register access.
 * 16:18 18:20	udma_cycle_time. Clock cycles for UDMA xfer.
 * -	 21	CLK frequency: 0=ATA clock, 1=dual ATA clock.
 * 19:21 22:24	pre_high_time. Time to initialize the 1st cycle for PIO and
 *		MW DMA xfer.
 * 22:24 25:27	cmd_pre_high_time. Time to initialize the 1st PIO cycle for
 *		task file register access.
 * 28	 28	UDMA enable.
 * 29	 29	DMA  enable.
 * 30	 30	PIO MST enable. If set, the chip is in bus master mode during
 *		PIO xfer.
 * 31	 31	FIFO enable.
Linus Torvalds's avatar
Linus Torvalds committed
240 241
 */

242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259
static u32 forty_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x900fd943,
	/* XFER_UDMA_5 */	0x900fd943,
	/* XFER_UDMA_4 */	0x900fd943,
	/* XFER_UDMA_3 */	0x900ad943,
	/* XFER_UDMA_2 */	0x900bd943,
	/* XFER_UDMA_1 */	0x9008d943,
	/* XFER_UDMA_0 */	0x9008d943,

	/* XFER_MW_DMA_2 */	0xa008d943,
	/* XFER_MW_DMA_1 */	0xa010d955,
	/* XFER_MW_DMA_0 */	0xa010d9fc,

	/* XFER_PIO_4 */	0xc008d963,
	/* XFER_PIO_3 */	0xc010d974,
	/* XFER_PIO_2 */	0xc010d997,
	/* XFER_PIO_1 */	0xc010d9c7,
	/* XFER_PIO_0 */	0xc018d9d9
Linus Torvalds's avatar
Linus Torvalds committed
260 261
};

262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279
static u32 thirty_three_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c9a731,
	/* XFER_UDMA_5 */	0x90c9a731,
	/* XFER_UDMA_4 */	0x90c9a731,
	/* XFER_UDMA_3 */	0x90cfa731,
	/* XFER_UDMA_2 */	0x90caa731,
	/* XFER_UDMA_1 */	0x90cba731,
	/* XFER_UDMA_0 */	0x90c8a731,

	/* XFER_MW_DMA_2 */	0xa0c8a731,
	/* XFER_MW_DMA_1 */	0xa0c8a732,	/* 0xa0c8a733 */
	/* XFER_MW_DMA_0 */	0xa0c8a797,

	/* XFER_PIO_4 */	0xc0c8a731,
	/* XFER_PIO_3 */	0xc0c8a742,
	/* XFER_PIO_2 */	0xc0d0a753,
	/* XFER_PIO_1 */	0xc0d0a7a3,	/* 0xc0d0a793 */
	/* XFER_PIO_0 */	0xc0d0a7aa	/* 0xc0d0a7a7 */
Linus Torvalds's avatar
Linus Torvalds committed
280 281
};

282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299
static u32 twenty_five_base_hpt36x[] = {
	/* XFER_UDMA_6 */	0x90c98521,
	/* XFER_UDMA_5 */	0x90c98521,
	/* XFER_UDMA_4 */	0x90c98521,
	/* XFER_UDMA_3 */	0x90cf8521,
	/* XFER_UDMA_2 */	0x90cf8521,
	/* XFER_UDMA_1 */	0x90cb8521,
	/* XFER_UDMA_0 */	0x90cb8521,

	/* XFER_MW_DMA_2 */	0xa0ca8521,
	/* XFER_MW_DMA_1 */	0xa0ca8532,
	/* XFER_MW_DMA_0 */	0xa0ca8575,

	/* XFER_PIO_4 */	0xc0ca8521,
	/* XFER_PIO_3 */	0xc0ca8532,
	/* XFER_PIO_2 */	0xc0ca8542,
	/* XFER_PIO_1 */	0xc0d08572,
	/* XFER_PIO_0 */	0xc0d08585
Linus Torvalds's avatar
Linus Torvalds committed
300 301
};

302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366
/*
 * The following are the new timing tables with PIO mode data/taskfile transfer
 * overclocking fixed...
 */

/* This table is taken from the HPT370 data manual rev. 1.02 */
static u32 thirty_three_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x16455031,	/* 0x16655031 ?? */
	/* XFER_UDMA_5 */	0x16455031,
	/* XFER_UDMA_4 */	0x16455031,
	/* XFER_UDMA_3 */	0x166d5031,
	/* XFER_UDMA_2 */	0x16495031,
	/* XFER_UDMA_1 */	0x164d5033,
	/* XFER_UDMA_0 */	0x16515097,

	/* XFER_MW_DMA_2 */	0x26515031,
	/* XFER_MW_DMA_1 */	0x26515033,
	/* XFER_MW_DMA_0 */	0x26515097,

	/* XFER_PIO_4 */	0x06515021,
	/* XFER_PIO_3 */	0x06515022,
	/* XFER_PIO_2 */	0x06515033,
	/* XFER_PIO_1 */	0x06915065,
	/* XFER_PIO_0 */	0x06d1508a
};

static u32 fifty_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1a861842,
	/* XFER_UDMA_5 */	0x1a861842,
	/* XFER_UDMA_4 */	0x1aae1842,
	/* XFER_UDMA_3 */	0x1a8e1842,
	/* XFER_UDMA_2 */	0x1a0e1842,
	/* XFER_UDMA_1 */	0x1a161854,
	/* XFER_UDMA_0 */	0x1a1a18ea,

	/* XFER_MW_DMA_2 */	0x2a821842,
	/* XFER_MW_DMA_1 */	0x2a821854,
	/* XFER_MW_DMA_0 */	0x2a8218ea,

	/* XFER_PIO_4 */	0x0a821842,
	/* XFER_PIO_3 */	0x0a821843,
	/* XFER_PIO_2 */	0x0a821855,
	/* XFER_PIO_1 */	0x0ac218a8,
	/* XFER_PIO_0 */	0x0b02190c
};

static u32 sixty_six_base_hpt37x[] = {
	/* XFER_UDMA_6 */	0x1c86fe62,
	/* XFER_UDMA_5 */	0x1caefe62,	/* 0x1c8afe62 */
	/* XFER_UDMA_4 */	0x1c8afe62,
	/* XFER_UDMA_3 */	0x1c8efe62,
	/* XFER_UDMA_2 */	0x1c92fe62,
	/* XFER_UDMA_1 */	0x1c9afe62,
	/* XFER_UDMA_0 */	0x1c82fe62,

	/* XFER_MW_DMA_2 */	0x2c82fe62,
	/* XFER_MW_DMA_1 */	0x2c82fe66,
	/* XFER_MW_DMA_0 */	0x2c82ff2e,

	/* XFER_PIO_4 */	0x0c82fe62,
	/* XFER_PIO_3 */	0x0c82fe84,
	/* XFER_PIO_2 */	0x0c82fea6,
	/* XFER_PIO_1 */	0x0d02ff26,
	/* XFER_PIO_0 */	0x0d42ff7f
};
Linus Torvalds's avatar
Linus Torvalds committed
367

368 369 370
#define HPT371_ALLOW_ATA133_6		1
#define HPT302_ALLOW_ATA133_6		1
#define HPT372_ALLOW_ATA133_6		1
371
#define HPT370_ALLOW_ATA100_5		0
Linus Torvalds's avatar
Linus Torvalds committed
372 373 374
#define HPT366_ALLOW_ATA66_4		1
#define HPT366_ALLOW_ATA66_3		1

375 376 377 378 379 380 381 382 383
/* Supported ATA clock frequencies */
enum ata_clock {
	ATA_CLOCK_25MHZ,
	ATA_CLOCK_33MHZ,
	ATA_CLOCK_40MHZ,
	ATA_CLOCK_50MHZ,
	ATA_CLOCK_66MHZ,
	NUM_ATA_CLOCKS
};
Linus Torvalds's avatar
Linus Torvalds committed
384

385 386 387 388 389 390 391
struct hpt_timings {
	u32 pio_mask;
	u32 dma_mask;
	u32 ultra_mask;
	u32 *clock_table[NUM_ATA_CLOCKS];
};

392
/*
393
 *	Hold all the HighPoint chip information in one place.
394
 */
Linus Torvalds's avatar
Linus Torvalds committed
395

396
struct hpt_info {
397
	char *chip_name;	/* Chip name */
398
	u8 chip_type;		/* Chip type */
399
	u8 udma_mask;		/* Allowed UltraDMA modes mask. */
400 401
	u8 dpll_clk;		/* DPLL clock in MHz */
	u8 pci_clk;		/* PCI  clock in MHz */
402 403
	struct hpt_timings *timings; /* Chipset timing data */
	u8 clock;		/* ATA clock selected */
404 405
};

406 407 408 409 410 411 412 413 414 415 416 417 418 419
/* Supported HighPoint chips */
enum {
	HPT36x,
	HPT370,
	HPT370A,
	HPT374,
	HPT372,
	HPT372A,
	HPT302,
	HPT371,
	HPT372N,
	HPT302N,
	HPT371N
};
420

421 422 423 424 425 426 427 428 429 430 431
static struct hpt_timings hpt36x_timings = {
	.pio_mask	= 0xc1f8ffff,
	.dma_mask	= 0x303800ff,
	.ultra_mask	= 0x30070000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = twenty_five_base_hpt36x,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt36x,
		[ATA_CLOCK_40MHZ] = forty_base_hpt36x,
		[ATA_CLOCK_50MHZ] = NULL,
		[ATA_CLOCK_66MHZ] = NULL
	}
432
};
433

434 435 436 437 438 439 440 441 442 443 444
static struct hpt_timings hpt37x_timings = {
	.pio_mask	= 0xcfc3ffff,
	.dma_mask	= 0x31c001ff,
	.ultra_mask	= 0x303c0000,
	.clock_table	= {
		[ATA_CLOCK_25MHZ] = NULL,
		[ATA_CLOCK_33MHZ] = thirty_three_base_hpt37x,
		[ATA_CLOCK_40MHZ] = NULL,
		[ATA_CLOCK_50MHZ] = fifty_base_hpt37x,
		[ATA_CLOCK_66MHZ] = sixty_six_base_hpt37x
	}
445
};
Linus Torvalds's avatar
Linus Torvalds committed
446

447
static const struct hpt_info hpt36x = {
448
	.chip_name	= "HPT36x",
449
	.chip_type	= HPT36x,
450
	.udma_mask	= HPT366_ALLOW_ATA66_3 ? (HPT366_ALLOW_ATA66_4 ? ATA_UDMA4 : ATA_UDMA3) : ATA_UDMA2,
451
	.dpll_clk	= 0,	/* no DPLL */
452
	.timings	= &hpt36x_timings
453 454
};

455
static const struct hpt_info hpt370 = {
456
	.chip_name	= "HPT370",
457
	.chip_type	= HPT370,
458
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
459
	.dpll_clk	= 48,
460
	.timings	= &hpt37x_timings
461 462
};

463
static const struct hpt_info hpt370a = {
464
	.chip_name	= "HPT370A",
465
	.chip_type	= HPT370A,
466
	.udma_mask	= HPT370_ALLOW_ATA100_5 ? ATA_UDMA5 : ATA_UDMA4,
467
	.dpll_clk	= 48,
468
	.timings	= &hpt37x_timings
469 470
};

471
static const struct hpt_info hpt374 = {
472
	.chip_name	= "HPT374",
473
	.chip_type	= HPT374,
474
	.udma_mask	= ATA_UDMA5,
475
	.dpll_clk	= 48,
476
	.timings	= &hpt37x_timings
477 478
};

479
static const struct hpt_info hpt372 = {
480
	.chip_name	= "HPT372",
481
	.chip_type	= HPT372,
482
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
483
	.dpll_clk	= 55,
484
	.timings	= &hpt37x_timings
485 486
};

487
static const struct hpt_info hpt372a = {
488
	.chip_name	= "HPT372A",
489
	.chip_type	= HPT372A,
490
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
491
	.dpll_clk	= 66,
492
	.timings	= &hpt37x_timings
493 494
};

495
static const struct hpt_info hpt302 = {
496
	.chip_name	= "HPT302",
497
	.chip_type	= HPT302,
498
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
499
	.dpll_clk	= 66,
500
	.timings	= &hpt37x_timings
501 502
};

503
static const struct hpt_info hpt371 = {
504
	.chip_name	= "HPT371",
505
	.chip_type	= HPT371,
506
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
507
	.dpll_clk	= 66,
508
	.timings	= &hpt37x_timings
509 510
};

511
static const struct hpt_info hpt372n = {
512
	.chip_name	= "HPT372N",
513
	.chip_type	= HPT372N,
514
	.udma_mask	= HPT372_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
515
	.dpll_clk	= 77,
516
	.timings	= &hpt37x_timings
517 518
};

519
static const struct hpt_info hpt302n = {
520
	.chip_name	= "HPT302N",
521
	.chip_type	= HPT302N,
522
	.udma_mask	= HPT302_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
523
	.dpll_clk	= 77,
524
	.timings	= &hpt37x_timings
525 526
};

527
static const struct hpt_info hpt371n = {
528
	.chip_name	= "HPT371N",
529
	.chip_type	= HPT371N,
530
	.udma_mask	= HPT371_ALLOW_ATA133_6 ? ATA_UDMA6 : ATA_UDMA5,
531
	.dpll_clk	= 77,
532
	.timings	= &hpt37x_timings
533
};
Linus Torvalds's avatar
Linus Torvalds committed
534

535
static bool check_in_drive_list(ide_drive_t *drive, const char **list)
536
{
537
	return match_string(list, -1, (char *)&drive->id[ATA_ID_PROD]) >= 0;
538
}
Linus Torvalds's avatar
Linus Torvalds committed
539

540 541 542 543 544 545 546 547
static struct hpt_info *hpt3xx_get_info(struct device *dev)
{
	struct ide_host *host	= dev_get_drvdata(dev);
	struct hpt_info *info	= (struct hpt_info *)host->host_priv;

	return dev == host->dev[1] ? info + 1 : info;
}

Linus Torvalds's avatar
Linus Torvalds committed
548
/*
549 550
 * The Marvell bridge chips used on the HighPoint SATA cards do not seem
 * to support the UltraDMA modes 1, 2, and 3 as well as any MWDMA modes...
Linus Torvalds's avatar
Linus Torvalds committed
551
 */
552 553

static u8 hpt3xx_udma_filter(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
554
{
555
	ide_hwif_t *hwif	= drive->hwif;
556
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
557
	u8 mask 		= hwif->ultra_mask;
Linus Torvalds's avatar
Linus Torvalds committed
558

559 560 561 562
	switch (info->chip_type) {
	case HPT36x:
		if (!HPT366_ALLOW_ATA66_4 ||
		    check_in_drive_list(drive, bad_ata66_4))
563
			mask = ATA_UDMA3;
564

565 566
		if (!HPT366_ALLOW_ATA66_3 ||
		    check_in_drive_list(drive, bad_ata66_3))
567
			mask = ATA_UDMA2;
568
		break;
569 570 571 572 573 574 575 576 577
	case HPT370:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			mask = ATA_UDMA4;
		break;
	case HPT370A:
		if (!HPT370_ALLOW_ATA100_5 ||
		    check_in_drive_list(drive, bad_ata100_5))
			return ATA_UDMA4;
578
		/* fall through */
579 580 581 582
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
583
		if (ata_id_is_sata(drive->id))
584
			mask &= ~0x0e;
585
		/* fall through */
586
	default:
587
		return mask;
Linus Torvalds's avatar
Linus Torvalds committed
588
	}
589 590

	return check_in_drive_list(drive, bad_ata33) ? 0x00 : mask;
Linus Torvalds's avatar
Linus Torvalds committed
591 592
}

593 594
static u8 hpt3xx_mdma_filter(ide_drive_t *drive)
{
595
	ide_hwif_t *hwif	= drive->hwif;
596
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
597 598 599 600 601 602

	switch (info->chip_type) {
	case HPT372 :
	case HPT372A:
	case HPT372N:
	case HPT374 :
603
		if (ata_id_is_sata(drive->id))
604
			return 0x00;
605
		/* fall through */
606 607 608 609 610
	default:
		return 0x07;
	}
}

611
static u32 get_speed_setting(u8 speed, struct hpt_info *info)
Linus Torvalds's avatar
Linus Torvalds committed
612
{
613 614 615 616 617 618 619 620 621 622 623
	int i;

	/*
	 * Lookup the transfer mode table to get the index into
	 * the timing table.
	 *
	 * NOTE: For XFER_PIO_SLOW, PIO mode 0 timings will be used.
	 */
	for (i = 0; i < ARRAY_SIZE(xfer_speeds) - 1; i++)
		if (xfer_speeds[i] == speed)
			break;
624 625

	return info->timings->clock_table[info->clock][i];
Linus Torvalds's avatar
Linus Torvalds committed
626 627
}

628
static void hpt3xx_set_mode(ide_hwif_t *hwif, ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
629
{
630
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
631
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
632 633
	struct hpt_timings *t	= info->timings;
	u8  itr_addr		= 0x40 + (drive->dn * 4);
634
	u32 old_itr		= 0;
635
	const u8 speed		= drive->dma_mode;
636
	u32 new_itr		= get_speed_setting(speed, info);
637 638 639
	u32 itr_mask		= speed < XFER_MW_DMA_0 ? t->pio_mask :
				 (speed < XFER_UDMA_0   ? t->dma_mask :
							  t->ultra_mask);
640

641 642
	pci_read_config_dword(dev, itr_addr, &old_itr);
	new_itr = (old_itr & ~itr_mask) | (new_itr & itr_mask);
Linus Torvalds's avatar
Linus Torvalds committed
643
	/*
644 645
	 * Disable on-chip PIO FIFO/buffer (and PIO MST mode as well)
	 * to avoid problems handling I/O errors later
Linus Torvalds's avatar
Linus Torvalds committed
646
	 */
647
	new_itr &= ~0xc0000000;
Linus Torvalds's avatar
Linus Torvalds committed
648

649
	pci_write_config_dword(dev, itr_addr, new_itr);
Linus Torvalds's avatar
Linus Torvalds committed
650 651
}

652
static void hpt3xx_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
653
{
654 655
	drive->dma_mode = drive->pio_mode;
	hpt3xx_set_mode(hwif, drive);
Linus Torvalds's avatar
Linus Torvalds committed
656 657
}

658
static void hpt3xx_maskproc(ide_drive_t *drive, int mask)
Linus Torvalds's avatar
Linus Torvalds committed
659
{
660
	ide_hwif_t *hwif	= drive->hwif;
661
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
662
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
Linus Torvalds's avatar
Linus Torvalds committed
663

664
	if ((drive->dev_flags & IDE_DFLAG_NIEN_QUIRK) == 0)
665 666 667 668 669 670 671
		return;

	if (info->chip_type >= HPT370) {
		u8 scr1 = 0;

		pci_read_config_byte(dev, 0x5a, &scr1);
		if (((scr1 & 0x10) >> 4) != mask) {
672
			if (mask)
673
				scr1 |=  0x10;
674
			else
675 676
				scr1 &= ~0x10;
			pci_write_config_byte(dev, 0x5a, scr1);
Linus Torvalds's avatar
Linus Torvalds committed
677
		}
678 679 680 681
	} else if (mask)
		disable_irq(hwif->irq);
	else
		enable_irq(hwif->irq);
Linus Torvalds's avatar
Linus Torvalds committed
682 683 684
}

/*
685
 * This is specific to the HPT366 UDMA chipset
Linus Torvalds's avatar
Linus Torvalds committed
686 687
 * by HighPoint|Triones Technologies, Inc.
 */
688
static void hpt366_dma_lost_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
689
{
690
	struct pci_dev *dev = to_pci_dev(drive->hwif->dev);
691 692 693 694 695 696
	u8 mcr1 = 0, mcr3 = 0, scr1 = 0;

	pci_read_config_byte(dev, 0x50, &mcr1);
	pci_read_config_byte(dev, 0x52, &mcr3);
	pci_read_config_byte(dev, 0x5a, &scr1);
	printk("%s: (%s)  mcr1=0x%02x, mcr3=0x%02x, scr1=0x%02x\n",
697
		drive->name, __func__, mcr1, mcr3, scr1);
698 699
	if (scr1 & 0x10)
		pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);
700
	ide_dma_lost_irq(drive);
Linus Torvalds's avatar
Linus Torvalds committed
701 702
}

703
static void hpt370_clear_engine(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
704
{
705
	ide_hwif_t *hwif = drive->hwif;
706
	struct pci_dev *dev = to_pci_dev(hwif->dev);
707

708
	pci_write_config_byte(dev, hwif->select_data, 0x37);
Linus Torvalds's avatar
Linus Torvalds committed
709 710 711
	udelay(10);
}

712 713
static void hpt370_irq_timeout(ide_drive_t *drive)
{
714
	ide_hwif_t *hwif	= drive->hwif;
715
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
716 717 718
	u16 bfifo		= 0;
	u8  dma_cmd;

719
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
720 721 722
	printk(KERN_DEBUG "%s: %d bytes in FIFO\n", drive->name, bfifo & 0x1ff);

	/* get DMA command mode */
723
	dma_cmd = inb(hwif->dma_base + ATA_DMA_CMD);
724
	/* stop DMA */
725
	outb(dma_cmd & ~ATA_DMA_START, hwif->dma_base + ATA_DMA_CMD);
726 727 728
	hpt370_clear_engine(drive);
}

729
static void hpt370_dma_start(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
730 731 732 733 734 735 736
{
#ifdef HPT_RESET_STATE_ENGINE
	hpt370_clear_engine(drive);
#endif
	ide_dma_start(drive);
}

737
static int hpt370_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
738
{
739
	ide_hwif_t *hwif	= drive->hwif;
740
	u8  dma_stat		= inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
741

742
	if (dma_stat & ATA_DMA_ACTIVE) {
Linus Torvalds's avatar
Linus Torvalds committed
743 744
		/* wait a little */
		udelay(20);
745
		dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
746
		if (dma_stat & ATA_DMA_ACTIVE)
747
			hpt370_irq_timeout(drive);
Linus Torvalds's avatar
Linus Torvalds committed
748
	}
749
	return ide_dma_end(drive);
Linus Torvalds's avatar
Linus Torvalds committed
750 751 752
}

/* returns 1 if DMA IRQ issued, 0 otherwise */
753
static int hpt374_dma_test_irq(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
754
{
755
	ide_hwif_t *hwif	= drive->hwif;
756
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
Linus Torvalds's avatar
Linus Torvalds committed
757
	u16 bfifo		= 0;
758
	u8  dma_stat;
Linus Torvalds's avatar
Linus Torvalds committed
759

760
	pci_read_config_word(dev, hwif->select_data + 2, &bfifo);
Linus Torvalds's avatar
Linus Torvalds committed
761 762 763 764 765
	if (bfifo & 0x1FF) {
//		printk("%s: %d bytes in FIFO\n", drive->name, bfifo);
		return 0;
	}

766
	dma_stat = inb(hwif->dma_base + ATA_DMA_STATUS);
Linus Torvalds's avatar
Linus Torvalds committed
767
	/* return 1 if INTR asserted */
768
	if (dma_stat & ATA_DMA_INTR)
Linus Torvalds's avatar
Linus Torvalds committed
769 770 771 772 773
		return 1;

	return 0;
}

774
static int hpt374_dma_end(ide_drive_t *drive)
Linus Torvalds's avatar
Linus Torvalds committed
775
{
776
	ide_hwif_t *hwif	= drive->hwif;
777
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
778 779 780 781 782 783 784
	u8 mcr	= 0, mcr_addr	= hwif->select_data;
	u8 bwsr = 0, mask	= hwif->channel ? 0x02 : 0x01;

	pci_read_config_byte(dev, 0x6a, &bwsr);
	pci_read_config_byte(dev, mcr_addr, &mcr);
	if (bwsr & mask)
		pci_write_config_byte(dev, mcr_addr, mcr | 0x30);
785
	return ide_dma_end(drive);
Linus Torvalds's avatar
Linus Torvalds committed
786 787 788
}

/**
789 790 791
 *	hpt3xxn_set_clock	-	perform clock switching dance
 *	@hwif: hwif to switch
 *	@mode: clocking mode (0x21 for write, 0x23 otherwise)
Linus Torvalds's avatar
Linus Torvalds committed
792
 *
793
 *	Switch the DPLL clock on the HPT3xxN devices. This is a	right mess.
Linus Torvalds's avatar
Linus Torvalds committed
794
 */
795 796

static void hpt3xxn_set_clock(ide_hwif_t *hwif, u8 mode)
Linus Torvalds's avatar
Linus Torvalds committed
797
{
798 799
	unsigned long base = hwif->extra_base;
	u8 scr2 = inb(base + 0x6b);
800 801 802 803

	if ((scr2 & 0x7f) == mode)
		return;

Linus Torvalds's avatar
Linus Torvalds committed
804
	/* Tristate the bus */
805 806
	outb(0x80, base + 0x63);
	outb(0x80, base + 0x67);
807

Linus Torvalds's avatar
Linus Torvalds committed
808
	/* Switch clock and reset channels */
809 810
	outb(mode, base + 0x6b);
	outb(0xc0, base + 0x69);
811

812 813 814 815
	/*
	 * Reset the state machines.
	 * NOTE: avoid accidentally enabling the disabled channels.
	 */
816 817
	outb(inb(base + 0x60) | 0x32, base + 0x60);
	outb(inb(base + 0x64) | 0x32, base + 0x64);
818

Linus Torvalds's avatar
Linus Torvalds committed
819
	/* Complete reset */
820
	outb(0x00, base + 0x69);
821

Linus Torvalds's avatar
Linus Torvalds committed
822
	/* Reconnect channels to bus */
823 824
	outb(0x00, base + 0x63);
	outb(0x00, base + 0x67);
Linus Torvalds's avatar
Linus Torvalds committed
825 826 827
}

/**
828
 *	hpt3xxn_rw_disk		-	prepare for I/O
Linus Torvalds's avatar
Linus Torvalds committed
829 830 831
 *	@drive: drive for command
 *	@rq: block request structure
 *
832
 *	This is called when a disk I/O is issued to HPT3xxN.
Linus Torvalds's avatar
Linus Torvalds committed
833 834 835
 *	We need it because of the clock switching.
 */

836
static void hpt3xxn_rw_disk(ide_drive_t *drive, struct request *rq)
Linus Torvalds's avatar
Linus Torvalds committed
837
{
838
	hpt3xxn_set_clock(drive->hwif, rq_data_dir(rq) ? 0x21 : 0x23);
Linus Torvalds's avatar
Linus Torvalds committed
839 840
}

841 842 843 844 845 846 847
/**
 *	hpt37x_calibrate_dpll	-	calibrate the DPLL
 *	@dev: PCI device
 *
 *	Perform a calibration cycle on the DPLL.
 *	Returns 1 if this succeeds
 */
848
static int hpt37x_calibrate_dpll(struct pci_dev *dev, u16 f_low, u16 f_high)
Linus Torvalds's avatar
Linus Torvalds committed
849
{
850 851 852
	u32 dpll = (f_high << 16) | f_low | 0x100;
	u8  scr2;
	int i;
853

854
	pci_write_config_dword(dev, 0x5c, dpll);
855

856 857 858 859 860
	/* Wait for oscillator ready */
	for(i = 0; i < 0x5000; ++i) {
		udelay(50);
		pci_read_config_byte(dev, 0x5b, &scr2);
		if (scr2 & 0x80)
861 862
			break;
	}
863 864 865 866 867 868 869 870 871 872 873
	/* See if it stays ready (we'll just bail out if it's not yet) */
	for(i = 0; i < 0x1000; ++i) {
		pci_read_config_byte(dev, 0x5b, &scr2);
		/* DPLL destabilized? */
		if(!(scr2 & 0x80))
			return 0;
	}
	/* Turn off tuning, we have the DPLL set */
	pci_read_config_dword (dev, 0x5c, &dpll);
	pci_write_config_dword(dev, 0x5c, (dpll & ~0x100));
	return 1;
874 875
}

876
static void hpt3xx_disable_fast_irq(struct pci_dev *dev, u8 mcr_addr)
877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905
{
	struct ide_host *host	= pci_get_drvdata(dev);
	struct hpt_info *info	= host->host_priv + (&dev->dev == host->dev[1]);
	u8  chip_type		= info->chip_type;
	u8  new_mcr, old_mcr	= 0;

	/*
	 * Disable the "fast interrupt" prediction.  Don't hold off
	 * on interrupts. (== 0x01 despite what the docs say)
	 */
	pci_read_config_byte(dev, mcr_addr + 1, &old_mcr);

	if (chip_type >= HPT374)
		new_mcr = old_mcr & ~0x07;
	else if (chip_type >= HPT370) {
		new_mcr = old_mcr;
		new_mcr &= ~0x02;
#ifdef HPT_DELAY_INTERRUPT
		new_mcr &= ~0x01;
#else
		new_mcr |=  0x01;
#endif
	} else					/* HPT366 and HPT368  */
		new_mcr = old_mcr & ~0x80;

	if (new_mcr != old_mcr)
		pci_write_config_byte(dev, mcr_addr + 1, new_mcr);
}

906
static int init_chipset_hpt366(struct pci_dev *dev)
907
{
908
	unsigned long io_base	= pci_resource_start(dev, 4);
909
	struct hpt_info *info	= hpt3xx_get_info(&dev->dev);
910
	const char *name	= DRV_NAME;
911
	u8 pci_clk,  dpll_clk	= 0;	/* PCI and DPLL clock in MHz */
912
	u8 chip_type;
913 914
	enum ata_clock	clock;

915
	chip_type = info->chip_type;
Linus Torvalds's avatar
Linus Torvalds committed
916

917 918 919 920
	pci_write_config_byte(dev, PCI_CACHE_LINE_SIZE, (L1_CACHE_BYTES / 4));
	pci_write_config_byte(dev, PCI_LATENCY_TIMER, 0x78);
	pci_write_config_byte(dev, PCI_MIN_GNT, 0x08);
	pci_write_config_byte(dev, PCI_MAX_LAT, 0x08);
921

Linus Torvalds's avatar
Linus Torvalds committed
922
	/*
923
	 * First, try to estimate the PCI clock frequency...
Linus Torvalds's avatar
Linus Torvalds committed
924
	 */
925
	if (chip_type >= HPT370) {
926 927 928 929 930 931 932 933 934 935 936 937 938
		u8  scr1  = 0;
		u16 f_cnt = 0;
		u32 temp  = 0;

		/* Interrupt force enable. */
		pci_read_config_byte(dev, 0x5a, &scr1);
		if (scr1 & 0x10)
			pci_write_config_byte(dev, 0x5a, scr1 & ~0x10);

		/*
		 * HighPoint does this for HPT372A.
		 * NOTE: This register is only writeable via I/O space.
		 */
939
		if (chip_type == HPT372A)
940 941 942 943 944 945 946
			outb(0x0e, io_base + 0x9c);

		/*
		 * Default to PCI clock. Make sure MA15/16 are set to output
		 * to prevent drives having problems with 40-pin cables.
		 */
		pci_write_config_byte(dev, 0x5b, 0x23);
947

948 949 950 951 952 953 954 955 956 957
		/*
		 * We'll have to read f_CNT value in order to determine
		 * the PCI clock frequency according to the following ratio:
		 *
		 * f_CNT = Fpci * 192 / Fdpll
		 *
		 * First try reading the register in which the HighPoint BIOS
		 * saves f_CNT value before  reprogramming the DPLL from its
		 * default setting (which differs for the various chips).
		 *
958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977
		 * NOTE: This register is only accessible via I/O space;
		 * HPT374 BIOS only saves it for the function 0, so we have to
		 * always read it from there -- no need to check the result of
		 * pci_get_slot() for the function 0 as the whole device has
		 * been already "pinned" (via function 1) in init_setup_hpt374()
		 */
		if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
			struct pci_dev	*dev1 = pci_get_slot(dev->bus,
							     dev->devfn - 1);
			unsigned long io_base = pci_resource_start(dev1, 4);

			temp =	inl(io_base + 0x90);
			pci_dev_put(dev1);
		} else
			temp =	inl(io_base + 0x90);

		/*
		 * In case the signature check fails, we'll have to
		 * resort to reading the f_CNT register itself in hopes
		 * that nobody has touched the DPLL yet...
978 979 980 981
		 */
		if ((temp & 0xFFFFF000) != 0xABCDE000) {
			int i;

982 983
			printk(KERN_WARNING "%s %s: no clock data saved by "
				"BIOS\n", name, pci_name(dev));
984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004

			/* Calculate the average value of f_CNT. */
			for (temp = i = 0; i < 128; i++) {
				pci_read_config_word(dev, 0x78, &f_cnt);
				temp += f_cnt & 0x1ff;
				mdelay(1);
			}
			f_cnt = temp / 128;
		} else
			f_cnt = temp & 0x1ff;

		dpll_clk = info->dpll_clk;
		pci_clk  = (f_cnt * dpll_clk) / 192;

		/* Clamp PCI clock to bands. */
		if (pci_clk < 40)
			pci_clk = 33;
		else if(pci_clk < 45)
			pci_clk = 40;
		else if(pci_clk < 55)
			pci_clk = 50;
Linus Torvalds's avatar
Linus Torvalds committed
1005
		else
1006
			pci_clk = 66;
1007

1008 1009 1010
		printk(KERN_INFO "%s %s: DPLL base: %d MHz, f_CNT: %d, "
			"assuming %d MHz PCI\n", name, pci_name(dev),
			dpll_clk, f_cnt, pci_clk);
1011
	} else {
1012 1013 1014 1015 1016
		u32 itr1 = 0;

		pci_read_config_dword(dev, 0x40, &itr1);

		/* Detect PCI clock by looking at cmd_high_time. */
1017
		switch ((itr1 >> 8) & 0x0f) {
1018 1019
			case 0x09:
				pci_clk = 40;
1020
				break;
1021 1022
			case 0x05:
				pci_clk = 25;
1023
				break;
1024 1025 1026
			case 0x07:
			default:
				pci_clk = 33;
1027
				break;
Linus Torvalds's avatar
Linus Torvalds committed
1028 1029
		}
	}
1030

1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049
	/* Let's assume we'll use PCI clock for the ATA clock... */
	switch (pci_clk) {
		case 25:
			clock = ATA_CLOCK_25MHZ;
			break;
		case 33:
		default:
			clock = ATA_CLOCK_33MHZ;
			break;
		case 40:
			clock = ATA_CLOCK_40MHZ;
			break;
		case 50:
			clock = ATA_CLOCK_50MHZ;
			break;
		case 66:
			clock = ATA_CLOCK_66MHZ;
			break;
	}
1050

Linus Torvalds's avatar
Linus Torvalds committed
1051
	/*
1052 1053
	 * Only try the DPLL if we don't have a table for the PCI clock that
	 * we are running at for HPT370/A, always use it  for anything newer...
1054
	 *
1055 1056 1057
	 * NOTE: Using the internal DPLL results in slow reads on 33 MHz PCI.
	 * We also  don't like using  the DPLL because this causes glitches
	 * on PRST-/SRST- when the state engine gets reset...
Linus Torvalds's avatar
Linus Torvalds committed
1058
	 */
1059
	if (chip_type >= HPT374 || info->timings->clock_table[clock] == NULL) {
1060 1061 1062 1063 1064 1065 1066
		u16 f_low, delta = pci_clk < 50 ? 2 : 4;
		int adjust;

		 /*
		  * Select 66 MHz DPLL clock only if UltraATA/133 mode is
		  * supported/enabled, use 50 MHz DPLL clock otherwise...
		  */
1067
		if (info->udma_mask == ATA_UDMA6) {
1068 1069 1070 1071 1072 1073
			dpll_clk = 66;
			clock = ATA_CLOCK_66MHZ;
		} else if (dpll_clk) {	/* HPT36x chips don't have DPLL */
			dpll_clk = 50;
			clock = ATA_CLOCK_50MHZ;
		}
1074

1075
		if (info->timings->clock_table[clock] == NULL) {
1076 1077
			printk(KERN_ERR "%s %s: unknown bus timing!\n",
				name, pci_name(dev));
1078
			return -EIO;
Linus Torvalds's avatar
Linus Torvalds committed
1079 1080
		}

1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102
		/* Select the DPLL clock. */
		pci_write_config_byte(dev, 0x5b, 0x21);

		/*
		 * Adjust the DPLL based upon PCI clock, enable it,
		 * and wait for stabilization...
		 */
		f_low = (pci_clk * 48) / dpll_clk;

		for (adjust = 0; adjust < 8; adjust++) {
			if(hpt37x_calibrate_dpll(dev, f_low, f_low + delta))
				break;

			/*
			 * See if it'll settle at a fractionally different clock
			 */
			if (adjust & 1)
				f_low -= adjust >> 1;
			else
				f_low += adjust >> 1;
		}
		if (adjust == 8) {
1103 1104
			printk(KERN_ERR "%s %s: DPLL did not stabilize!\n",
				name, pci_name(dev));
1105 1106 1107
			return -EIO;
		}

1108 1109
		printk(KERN_INFO "%s %s: using %d MHz DPLL clock\n",
			name, pci_name(dev), dpll_clk);
1110 1111 1112 1113
	} else {
		/* Mark the fact that we're not using the DPLL. */
		dpll_clk = 0;

1114 1115
		printk(KERN_INFO "%s %s: using %d MHz PCI clock\n",
			name, pci_name(dev), pci_clk);
1116
	}
1117

1118 1119 1120
	/* Store the clock frequencies. */
	info->dpll_clk	= dpll_clk;
	info->pci_clk	= pci_clk;
1121
	info->clock	= clock;
Linus Torvalds's avatar
Linus Torvalds committed
1122

1123
	if (chip_type >= HPT370) {
1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134
		u8  mcr1, mcr4;

		/*
		 * Reset the state engines.
		 * NOTE: Avoid accidentally enabling the disabled channels.
		 */
		pci_read_config_byte (dev, 0x50, &mcr1);
		pci_read_config_byte (dev, 0x54, &mcr4);
		pci_write_config_byte(dev, 0x50, (mcr1 | 0x32));
		pci_write_config_byte(dev, 0x54, (mcr4 | 0x32));
		udelay(100);
1135
	}
Linus Torvalds's avatar
Linus Torvalds committed
1136

1137 1138 1139 1140 1141
	/*
	 * On  HPT371N, if ATA clock is 66 MHz we must set bit 2 in
	 * the MISC. register to stretch the UltraDMA Tss timing.
	 * NOTE: This register is only writeable via I/O space.
	 */
1142
	if (chip_type == HPT371N && clock == ATA_CLOCK_66MHZ)
1143 1144
		outb(inb(io_base + 0x9c) | 0x04, io_base + 0x9c);

1145 1146 1147
	hpt3xx_disable_fast_irq(dev, 0x50);
	hpt3xx_disable_fast_irq(dev, 0x54);

1148
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1149 1150
}

1151
static u8 hpt3xx_cable_detect(ide_hwif_t *hwif)
1152 1153
{
	struct pci_dev	*dev	= to_pci_dev(hwif->dev);
1154
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172
	u8 chip_type		= info->chip_type;
	u8 scr1 = 0, ata66	= hwif->channel ? 0x01 : 0x02;

	/*
	 * The HPT37x uses the CBLID pins as outputs for MA15/MA16
	 * address lines to access an external EEPROM.  To read valid
	 * cable detect state the pins must be enabled as inputs.
	 */
	if (chip_type == HPT374 && (PCI_FUNC(dev->devfn) & 1)) {
		/*
		 * HPT374 PCI function 1
		 * - set bit 15 of reg 0x52 to enable TCBLID as input
		 * - set bit 15 of reg 0x56 to enable FCBLID as input
		 */
		u8  mcr_addr = hwif->select_data + 2;
		u16 mcr;

		pci_read_config_word(dev, mcr_addr, &mcr);
1173 1174 1175
		pci_write_config_word(dev, mcr_addr, mcr | 0x8000);
		/* Debounce, then read cable ID register */
		udelay(10);
1176 1177 1178 1179 1180 1181 1182 1183 1184 1185
		pci_read_config_byte(dev, 0x5a, &scr1);
		pci_write_config_word(dev, mcr_addr, mcr);
	} else if (chip_type >= HPT370) {
		/*
		 * HPT370/372 and 374 pcifn 0
		 * - clear bit 0 of reg 0x5b to enable P/SCBLID as inputs
		 */
		u8 scr2 = 0;

		pci_read_config_byte(dev, 0x5b, &scr2);
1186 1187 1188
		pci_write_config_byte(dev, 0x5b, scr2 & ~1);
		/* Debounce, then read cable ID register */
		udelay(10);
1189
		pci_read_config_byte(dev, 0x5a, &scr1);
1190
		pci_write_config_byte(dev, 0x5b, scr2);
1191 1192 1193 1194 1195 1196
	} else
		pci_read_config_byte(dev, 0x5a, &scr1);

	return (scr1 & ata66) ? ATA_CBL_PATA40 : ATA_CBL_PATA80;
}

1197
static void init_hwif_hpt366(ide_hwif_t *hwif)
Linus Torvalds's avatar
Linus Torvalds committed
1198
{
1199
	struct hpt_info *info	= hpt3xx_get_info(hwif->dev);
1200
	u8  chip_type		= info->chip_type;
1201 1202

	/* Cache the channel's MISC. control registers' offset */
1203
	hwif->select_data	= hwif->channel ? 0x54 : 0x50;
1204

1205 1206 1207 1208 1209 1210
	/*
	 * HPT3xxN chips have some complications:
	 *
	 * - on 33 MHz PCI we must clock switch
	 * - on 66 MHz PCI we must NOT use the PCI clock
	 */
1211
	if (chip_type >= HPT372N && info->dpll_clk && info->pci_clk < 66) {
1212 1213 1214 1215
		/*
		 * Clock is shared between the channels,
		 * so we'll have to serialize them... :-(
		 */
1216
		hwif->host->host_flags |= IDE_HFLAG_SERIALIZE;
1217 1218
		hwif->rw_disk = &hpt3xxn_rw_disk;
	}
Linus Torvalds's avatar
Linus Torvalds committed
1219 1220
}

1221
static int init_dma_hpt366(ide_hwif_t *hwif,
1222
				     const struct ide_port_info *d)
Linus Torvalds's avatar
Linus Torvalds committed
1223
{
1224
	struct pci_dev *dev = to_pci_dev(hwif->dev);
1225 1226
	unsigned long flags, base = ide_pci_dma_base(hwif, d);
	u8 dma_old, dma_new, masterdma = 0, slavedma = 0;
Linus Torvalds's avatar
Linus Torvalds committed
1227

1228 1229 1230 1231 1232 1233 1234 1235 1236
	if (base == 0)
		return -1;

	hwif->dma_base = base;

	if (ide_pci_check_simplex(hwif, d) < 0)
		return -1;

	if (ide_pci_set_master(dev, d->name) < 0)
1237 1238 1239
		return -1;

	dma_old = inb(base + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1240 1241 1242 1243

	local_irq_save(flags);

	dma_new = dma_old;
1244 1245
	pci_read_config_byte(dev, hwif->channel ? 0x4b : 0x43, &masterdma);
	pci_read_config_byte(dev, hwif->channel ? 0x4f : 0x47,  &slavedma);
Linus Torvalds's avatar
Linus Torvalds committed
1246 1247

	if (masterdma & 0x30)	dma_new |= 0x20;
1248
	if ( slavedma & 0x30)	dma_new |= 0x40;
Linus Torvalds's avatar
Linus Torvalds committed
1249
	if (dma_new != dma_old)
1250
		outb(dma_new, base + 2);
Linus Torvalds's avatar
Linus Torvalds committed
1251 1252

	local_irq_restore(flags);
1253 1254 1255 1256 1257 1258 1259 1260 1261 1262

	printk(KERN_INFO "    %s: BM-DMA at 0x%04lx-0x%04lx\n",
			 hwif->name, base, base + 7);

	hwif->extra_base = base + (hwif->channel ? 8 : 16);

	if (ide_allocate_dma_engine(hwif))
		return -1;

	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1263 1264
}

1265
static void hpt374_init(struct pci_dev *dev, struct pci_dev *dev2)
Linus Torvalds's avatar
Linus Torvalds committed
1266
{
1267 1268 1269
	if (dev2->irq != dev->irq) {
		/* FIXME: we need a core pci_set_interrupt() */
		dev2->irq = dev->irq;
1270
		printk(KERN_INFO DRV_NAME " %s: PCI config space interrupt "
1271
			"fixed\n", pci_name(dev2));
Linus Torvalds's avatar
Linus Torvalds committed
1272 1273 1274
	}
}

1275
static void hpt371_init(struct pci_dev *dev)
1276
{
1277
	u8 mcr1 = 0;
1278

1279 1280 1281 1282 1283 1284 1285 1286
	/*
	 * HPT371 chips physically have only one channel, the secondary one,
	 * but the primary channel registers do exist!  Go figure...
	 * So,  we manually disable the non-existing channel here
	 * (if the BIOS hasn't done this already).
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x04)
1287 1288 1289
		pci_write_config_byte(dev, 0x50, mcr1 & ~0x04);
}

1290
static int hpt36x_init(struct pci_dev *dev, struct pci_dev *dev2)
1291
{
1292
	u8 mcr1 = 0, pin1 = 0, pin2 = 0;
1293

1294 1295 1296 1297 1298 1299 1300
	/*
	 * Now we'll have to force both channels enabled if
	 * at least one of them has been enabled by BIOS...
	 */
	pci_read_config_byte(dev, 0x50, &mcr1);
	if (mcr1 & 0x30)
		pci_write_config_byte(dev, 0x50, mcr1 | 0x30);
1301

1302 1303
	pci_read_config_byte(dev,  PCI_INTERRUPT_PIN, &pin1);
	pci_read_config_byte(dev2, PCI_INTERRUPT_PIN, &pin2);
Linus Torvalds's avatar
Linus Torvalds committed
1304

1305
	if (pin1 != pin2 && dev->irq == dev2->irq) {
1306
		printk(KERN_INFO DRV_NAME " %s: onboard version of chipset, "
1307
			"pin1=%d pin2=%d\n", pci_name(dev), pin1, pin2);
1308
		return 1;
1309 1310
	}

1311
	return 0;
Linus Torvalds's avatar
Linus Torvalds committed
1312 1313
}

1314 1315 1316 1317
#define IDE_HFLAGS_HPT3XX \
	(IDE_HFLAG_NO_ATAPI_DMA | \
	 IDE_HFLAG_OFF_BOARD)

1318 1319 1320 1321 1322 1323 1324 1325 1326
static const struct ide_port_ops hpt3xx_port_ops = {
	.set_pio_mode		= hpt3xx_set_pio_mode,
	.set_dma_mode		= hpt3xx_set_mode,
	.maskproc		= hpt3xx_maskproc,
	.mdma_filter		= hpt3xx_mdma_filter,
	.udma_filter		= hpt3xx_udma_filter,
	.cable_detect		= hpt3xx_cable_detect,
};

1327 1328 1329 1330
static const struct ide_dma_ops hpt37x_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_start		= ide_dma_start,
1331 1332
	.dma_end		= hpt374_dma_end,
	.dma_test_irq		= hpt374_dma_test_irq,
1333
	.dma_lost_irq		= ide_dma_lost_irq,
1334
	.dma_timer_expiry	= ide_dma_sff_timer_expiry,
1335
	.dma_sff_read_status	= ide_dma_sff_read_status,
1336 1337
};

1338 1339 1340
static const struct ide_dma_ops hpt370_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
1341 1342
	.dma_start		= hpt370_dma_start,
	.dma_end		= hpt370_dma_end,
1343 1344
	.dma_test_irq		= ide_dma_test_irq,
	.dma_lost_irq		= ide_dma_lost_irq,
1345
	.dma_timer_expiry	= ide_dma_sff_timer_expiry,
1346
	.dma_clear		= hpt370_irq_timeout,
1347
	.dma_sff_read_status	= ide_dma_sff_read_status,
1348 1349
};

1350 1351 1352 1353
static const struct ide_dma_ops hpt36x_dma_ops = {
	.dma_host_set		= ide_dma_host_set,
	.dma_setup		= ide_dma_setup,
	.dma_start		= ide_dma_start,
1354
	.dma_end		= ide_dma_end,
1355
	.dma_test_irq		= ide_dma_test_irq,
1356
	.dma_lost_irq		= hpt366_dma_lost_irq,
1357
	.dma_timer_expiry	= ide_dma_sff_timer_expiry,
1358
	.dma_sff_read_status	= ide_dma_sff_read_status,