xilinx-zynqmp.rst 2.08 KB
Newer Older
1 2
Xilinx Zynq UltraScale+ MPSoC
=============================
3

4
Trusted Firmware-A (TF-A) implements the EL3 firmware layer for Xilinx Zynq
5
UltraScale + MPSoC.
6
The platform only uses the runtime part of TF-A as ZynqMP already has a
7 8
BootROM (BL1) and FSBL (BL2).

9
BL31 is TF-A.
10 11 12 13 14 15 16
BL32 is an optional Secure Payload.
BL33 is the non-secure world software (U-Boot, Linux etc).

To build:

.. code:: bash

17
    make CROSS_COMPILE=aarch64-none-elf- PLAT=zynqmp bl31
18 19 20 21 22

To build bl32 TSP you have to rebuild bl31 too:

.. code:: bash

23
    make CROSS_COMPILE=aarch64-none-elf- PLAT=zynqmp SPD=tspd bl31 bl32
24 25

ZynqMP platform specific build options
26
--------------------------------------
27 28 29 30 31 32 33 34 35 36 37

-  ``ZYNQMP_ATF_MEM_BASE``: Specifies the base address of the bl31 binary.
-  ``ZYNQMP_ATF_MEM_SIZE``: Specifies the size of the memory region of the bl31 binary.
-  ``ZYNQMP_BL32_MEM_BASE``: Specifies the base address of the bl32 binary.
-  ``ZYNQMP_BL32_MEM_SIZE``: Specifies the size of the memory region of the bl32 binary.

-  ``ZYNQMP_CONSOLE``: Select the console driver. Options:

   -  ``cadence``, ``cadence0``: Cadence UART 0
   -  ``cadence1`` : Cadence UART 1

38
FSBL->TF-A Parameter Passing
39
----------------------------
40

41 42
The FSBL populates a data structure with image information for TF-A. TF-A uses
that data to hand off to the loaded images. The address of the handoff data
43
structure is passed in the ``PMU_GLOBAL.GLOBAL_GEN_STORAGE6`` register. The
44
register is free to be used by other software once TF-A has brought up
45 46 47
further firmware images.

Power Domain Tree
48
-----------------
49

50 51
The following power domain tree represents the power domain model used by TF-A
for ZynqMP:
52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

::

                    +-+
                    |0|
                    +-+
         +-------+---+---+-------+
         |       |       |       |
         |       |       |       |
         v       v       v       v
        +-+     +-+     +-+     +-+
        |0|     |1|     |2|     |3|
        +-+     +-+     +-+     +-+

The 4 leaf power domains represent the individual A53 cores, while resources
common to the cluster are grouped in the power domain on the top.