spl.c 4.73 KB
Newer Older
1 2 3
/*
 *  Copyright (C) 2012 Altera Corporation <www.altera.com>
 *
4
 * SPDX-License-Identifier:	GPL-2.0+
5 6 7 8
 */

#include <common.h>
#include <asm/io.h>
9
#include <asm/pl310.h>
10 11 12 13 14
#include <asm/u-boot.h>
#include <asm/utils.h>
#include <image.h>
#include <asm/arch/reset_manager.h>
#include <spl.h>
15
#include <asm/arch/system_manager.h>
16
#include <asm/arch/freeze_controller.h>
17 18
#include <asm/arch/clock_manager.h>
#include <asm/arch/scan_manager.h>
19
#include <asm/arch/sdram.h>
20 21
#include <asm/arch/scu.h>
#include <asm/arch/nic301.h>
22 23 24

DECLARE_GLOBAL_DATA_PTR;

25 26
static struct pl310_regs *const pl310 =
	(struct pl310_regs *)CONFIG_SYS_PL310_BASE;
27 28 29 30
static struct scu_registers *scu_regs =
	(struct scu_registers *)SOCFPGA_MPUSCU_ADDRESS;
static struct nic301_registers *nic301_regs =
	(struct nic301_registers *)SOCFPGA_L3REGS_ADDRESS;
31 32
static struct socfpga_system_manager *sysmgr_regs =
	(struct socfpga_system_manager *)SOCFPGA_SYSMGR_ADDRESS;
33

34 35
u32 spl_boot_device(void)
{
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
	const u32 bsel = readl(&sysmgr_regs->bootinfo);

	switch (bsel & 0x7) {
	case 0x1:	/* FPGA (HPS2FPGA Bridge) */
		return BOOT_DEVICE_RAM;
	case 0x2:	/* NAND Flash (1.8V) */
	case 0x3:	/* NAND Flash (3.0V) */
		return BOOT_DEVICE_NAND;
	case 0x4:	/* SD/MMC External Transceiver (1.8V) */
	case 0x5:	/* SD/MMC Internal Transceiver (3.0V) */
		socfpga_per_reset(SOCFPGA_RESET(SDMMC), 0);
		socfpga_per_reset(SOCFPGA_RESET(DMA), 0);
		return BOOT_DEVICE_MMC1;
	case 0x6:	/* QSPI Flash (1.8V) */
	case 0x7:	/* QSPI Flash (3.0V) */
		socfpga_per_reset(SOCFPGA_RESET(QSPI), 0);
		return BOOT_DEVICE_SPI;
	default:
		printf("Invalid boot device (bsel=%08x)!\n", bsel);
		hang();
	}
57 58 59 60 61 62 63 64 65 66
}

#ifdef CONFIG_SPL_MMC_SUPPORT
u32 spl_boot_mode(void)
{
#if defined(CONFIG_SPL_FAT_SUPPORT) || defined(CONFIG_SPL_EXT_SUPPORT)
	return MMCSD_MODE_FS;
#else
	return MMCSD_MODE_RAW;
#endif
67
}
68
#endif
69

70 71 72 73 74 75 76 77 78
static void socfpga_nic301_slave_ns(void)
{
	writel(0x1, &nic301_regs->lwhps2fpgaregs);
	writel(0x1, &nic301_regs->hps2fpgaregs);
	writel(0x1, &nic301_regs->acp);
	writel(0x1, &nic301_regs->rom);
	writel(0x1, &nic301_regs->ocram);
	writel(0x1, &nic301_regs->sdrdata);
}
79 80 81

void board_init_f(ulong dummy)
{
82 83 84 85
#ifndef CONFIG_SOCFPGA_VIRTUAL_TARGET
	const struct cm_config *cm_default_cfg = cm_get_default_config();
#endif
	unsigned long sdram_size;
86
	unsigned long reg;
87

88 89 90 91 92 93 94 95 96 97 98 99 100 101
	/*
	 * First C code to run. Clear fake OCRAM ECC first as SBE
	 * and DBE might triggered during power on
	 */
	reg = readl(&sysmgr_regs->eccgrp_ocram);
	if (reg & SYSMGR_ECC_OCRAM_SERR)
		writel(SYSMGR_ECC_OCRAM_SERR | SYSMGR_ECC_OCRAM_EN,
		       &sysmgr_regs->eccgrp_ocram);
	if (reg & SYSMGR_ECC_OCRAM_DERR)
		writel(SYSMGR_ECC_OCRAM_DERR  | SYSMGR_ECC_OCRAM_EN,
		       &sysmgr_regs->eccgrp_ocram);

	memset(__bss_start, 0, __bss_end - __bss_start);

102 103 104 105 106
	socfpga_nic301_slave_ns();

	/* Configure ARM MPU SNSAC register. */
	setbits_le32(&scu_regs->sacr, 0xfff);

107
	/* Remap SDRAM to 0x0 */
108
	writel(0x1, &nic301_regs->remap);	/* remap.mpuzero */
109 110
	writel(0x1, &pl310->pl310_addr_filter_start);

111
#ifndef CONFIG_SOCFPGA_VIRTUAL_TARGET
112 113 114 115
	debug("Freezing all I/O banks\n");
	/* freeze all IO banks */
	sys_mgr_frzctrl_freeze_req();

116 117 118 119 120
	/* Put everything into reset but L4WD0. */
	socfpga_per_reset_all();
	/* Put FPGA bridges into reset too. */
	socfpga_bridges_reset(1);

121 122 123
	socfpga_per_reset(SOCFPGA_RESET(SDR), 0);
	socfpga_per_reset(SOCFPGA_RESET(UART0), 0);
	socfpga_per_reset(SOCFPGA_RESET(OSC1TIMER0), 0);
124

125 126
	timer_init();

127 128
	debug("Reconfigure Clock Manager\n");
	/* reconfigure the PLLs */
129
	cm_basic_init(cm_default_cfg);
130

131
	/* Enable bootrom to configure IOs. */
132
	sysmgr_config_warmrstcfgio(1);
133

134 135 136 137
	/* configure the IOCSR / IO buffer settings */
	if (scan_mgr_configure_iocsr())
		hang();

138 139
	sysmgr_config_warmrstcfgio(0);

140
	/* configure the pin muxing through system manager */
141
	sysmgr_config_warmrstcfgio(1);
142
	sysmgr_pinmux_init();
143 144
	sysmgr_config_warmrstcfgio(0);

145 146
#endif /* CONFIG_SOCFPGA_VIRTUAL_TARGET */

147
	/* De-assert reset for peripherals and bridges based on handoff */
148
	reset_deassert_peripherals_handoff();
149
	socfpga_bridges_reset(0);
150

151 152 153 154
	debug("Unfreezing/Thaw all I/O banks\n");
	/* unfreeze / thaw all IO banks */
	sys_mgr_frzctrl_thaw_req();

155 156
	/* enable console uart printing */
	preloader_console_init();
157 158 159 160 161 162 163 164 165 166 167 168

	if (sdram_mmr_init_full(0xffffffff) != 0) {
		puts("SDRAM init failed.\n");
		hang();
	}

	debug("SDRAM: Calibrating PHY\n");
	/* SDRAM calibration */
	if (sdram_calibration_full() == 0) {
		puts("SDRAM calibration failed.\n");
		hang();
	}
169 170 171

	sdram_size = sdram_calculate_size();
	debug("SDRAM: %ld MiB\n", sdram_size >> 20);
172 173 174 175 176 177

	/* Sanity check ensure correct SDRAM size specified */
	if (get_ram_size(0, sdram_size) != sdram_size) {
		puts("SDRAM size check failed!\n");
		hang();
	}
178 179

	socfpga_bridges_reset(1);
180

181 182
	/* Configure simple malloc base pointer into RAM. */
	gd->malloc_base = CONFIG_SYS_TEXT_BASE + (1024 * 1024);
183
}