at91rm9200dk.h 7.01 KB
Newer Older
wdenk's avatar
wdenk committed
1 2 3
/*
 * Rick Bronson <rick@efn.org>
 *
4
 * Configuration settings for the AT91RM9200DK board.
wdenk's avatar
wdenk committed
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef __CONFIG_H
#define __CONFIG_H

/* ARM asynchronous clock */
wdenk's avatar
wdenk committed
29 30 31
#define AT91C_MAIN_CLOCK	179712000	/* from 18.432 MHz crystal (18432000 / 4 * 39) */
#define AT91C_MASTER_CLOCK	59904000	/* peripheral clock (AT91C_MASTER_CLOCK / 3) */
/* #define AT91C_MASTER_CLOCK	44928000 */	/* peripheral clock (AT91C_MASTER_CLOCK / 4) */
wdenk's avatar
wdenk committed
32

wdenk's avatar
wdenk committed
33 34
#define AT91_SLOW_CLOCK		32768	/* slow clock */

wdenk's avatar
wdenk committed
35 36 37 38 39 40
#define CONFIG_ARM920T		1	/* This is an ARM920T Core	*/
#define CONFIG_AT91RM9200	1	/* It's an Atmel AT91RM9200 SoC	*/
#define CONFIG_AT91RM9200DK	1	/* on an AT91RM9200DK Board	*/
#undef  CONFIG_USE_IRQ			/* we don't need IRQ/FIQ stuff	*/
#define USE_920T_MMU		1

wdenk's avatar
wdenk committed
41
#define CONFIG_CMDLINE_TAG	1	/* enable passing of ATAGs	*/
wdenk's avatar
wdenk committed
42
#define CONFIG_SETUP_MEMORY_TAGS 1
wdenk's avatar
wdenk committed
43
#define CONFIG_INITRD_TAG	1
44

wdenk's avatar
wdenk committed
45
#ifndef CONFIG_SKIP_LOWLEVEL_INIT
46
#define CONFIG_SYS_USE_MAIN_OSCILLATOR		1
wdenk's avatar
wdenk committed
47
/* flash */
48 49
#define CONFIG_SYS_EBI_CFGR_VAL	0x00000000
#define CONFIG_SYS_SMC_CSR0_VAL	0x00003284 /* 16bit, 2 TDF, 4 WS */
wdenk's avatar
wdenk committed
50 51

/* clocks */
52 53 54
#define CONFIG_SYS_PLLAR_VAL	0x20263E04 /* 179.712000 MHz for PCK */
#define CONFIG_SYS_PLLBR_VAL	0x10483E0E /* 48.054857 MHz (divider by 2 for USB) */
#define CONFIG_SYS_MCKR_VAL	0x00000202 /* PCK/3 = MCK Master Clock = 59.904000MHz from PLLA */
wdenk's avatar
wdenk committed
55 56

/* sdram */
57 58 59 60 61 62 63 64 65 66 67 68 69
#define CONFIG_SYS_PIOC_ASR_VAL	0xFFFF0000 /* Configure PIOC as peripheral (D16/D31) */
#define CONFIG_SYS_PIOC_BSR_VAL	0x00000000
#define CONFIG_SYS_PIOC_PDR_VAL	0xFFFF0000
#define CONFIG_SYS_EBI_CSA_VAL	0x00000002 /* CS1=CONFIG_SYS_SDRAM */
#define CONFIG_SYS_SDRC_CR_VAL	0x2188c155 /* set up the CONFIG_SYS_SDRAM */
#define CONFIG_SYS_SDRAM	0x20000000 /* address of the CONFIG_SYS_SDRAM */
#define CONFIG_SYS_SDRAM1	0x20000080 /* address of the CONFIG_SYS_SDRAM */
#define CONFIG_SYS_SDRAM_VAL	0x00000000 /* value written to CONFIG_SYS_SDRAM */
#define CONFIG_SYS_SDRC_MR_VAL	0x00000002 /* Precharge All */
#define CONFIG_SYS_SDRC_MR_VAL1	0x00000004 /* refresh */
#define CONFIG_SYS_SDRC_MR_VAL2	0x00000003 /* Load Mode Register */
#define CONFIG_SYS_SDRC_MR_VAL3	0x00000000 /* Normal Mode */
#define CONFIG_SYS_SDRC_TR_VAL	0x000002E0 /* Write refresh rate */
70 71
#else
#define CONFIG_SKIP_RELOCATE_UBOOT
wdenk's avatar
wdenk committed
72
#endif	/* CONFIG_SKIP_LOWLEVEL_INIT */
wdenk's avatar
wdenk committed
73 74 75
/*
 * Size of malloc() pool
 */
76 77
#define CONFIG_SYS_MALLOC_LEN	(CONFIG_ENV_SIZE + 128*1024)
#define CONFIG_SYS_GBL_DATA_SIZE	128	/* size in bytes reserved for initial data */
wdenk's avatar
wdenk committed
78

wdenk's avatar
wdenk committed
79
#define CONFIG_BAUDRATE 115200
wdenk's avatar
wdenk committed
80

wdenk's avatar
wdenk committed
81 82 83 84
/*
 * Hardware drivers
 */

85
/* define one of these to choose the DBGU, USART0  or USART1 as console */
86
#define CONFIG_AT91RM9200_USART
wdenk's avatar
wdenk committed
87
#define CONFIG_DBGU
88
#undef CONFIG_USART0
wdenk's avatar
wdenk committed
89 90
#undef CONFIG_USART1

wdenk's avatar
wdenk committed
91 92 93 94
#undef	CONFIG_HWFLOW			/* don't include RTS/CTS flow control support	*/

#undef	CONFIG_MODEM_SUPPORT		/* disable modem initialization stuff */

wdenk's avatar
wdenk committed
95
#define CONFIG_BOOTDELAY      3
wdenk's avatar
wdenk committed
96
/* #define CONFIG_ENV_OVERWRITE	1 */
97

98

99 100 101 102 103 104 105 106 107
/*
 * BOOTP options
 */
#define CONFIG_BOOTP_BOOTFILESIZE
#define CONFIG_BOOTP_BOOTPATH
#define CONFIG_BOOTP_GATEWAY
#define CONFIG_BOOTP_HOSTNAME


108 109 110 111 112 113
/*
 * Command line configuration.
 */
#include <config_cmd_default.h>

#define CONFIG_CMD_DHCP
114
#define CONFIG_CMD_MII
wdenk's avatar
wdenk committed
115

116
#include <asm/arch/AT91RM9200.h>	/* needed for port definitions */
wdenk's avatar
wdenk committed
117 118 119 120 121

#define CONFIG_NR_DRAM_BANKS 1
#define PHYS_SDRAM 0x20000000
#define PHYS_SDRAM_SIZE 0x2000000  /* 32 megs */

122 123
#define CONFIG_SYS_MEMTEST_START		PHYS_SDRAM
#define CONFIG_SYS_MEMTEST_END			CONFIG_SYS_MEMTEST_START + PHYS_SDRAM_SIZE - 262144
wdenk's avatar
wdenk committed
124

125 126 127 128 129 130 131 132
#define CONFIG_NET_MULTI		1
#ifdef CONFIG_NET_MULTI
#define CONFIG_DRIVER_AT91EMAC		1
#define CONFIG_SYS_RX_ETH_BUFFER	8
#else
#define CONFIG_DRIVER_ETHER		1
#endif

wdenk's avatar
wdenk committed
133
#define CONFIG_NET_RETRY_COUNT		20
wdenk's avatar
wdenk committed
134
#define CONFIG_AT91C_USE_RMII
135

136 137 138 139 140
/* AC Characteristics */
/* DLYBS = tCSS = 250ns min and DLYBCT = tCSH = 250ns */
#define DATAFLASH_TCSS	(0xC << 16)
#define DATAFLASH_TCHS	(0x1 << 24)

wdenk's avatar
wdenk committed
141
#define CONFIG_HAS_DATAFLASH		1
142 143 144 145 146
#define CONFIG_SYS_SPI_WRITE_TOUT		(5*CONFIG_SYS_HZ)
#define CONFIG_SYS_MAX_DATAFLASH_BANKS		2
#define CONFIG_SYS_MAX_DATAFLASH_PAGES		16384
#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0	0xC0000000	/* Logical adress for CS0 */
#define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS3	0xD0000000	/* Logical adress for CS3 */
wdenk's avatar
wdenk committed
147

wdenk's avatar
wdenk committed
148 149
#define PHYS_FLASH_1			0x10000000
#define PHYS_FLASH_SIZE			0x200000  /* 2 megs main flash */
150 151 152 153 154
#define CONFIG_SYS_FLASH_BASE			PHYS_FLASH_1
#define CONFIG_SYS_MAX_FLASH_BANKS		1
#define CONFIG_SYS_MAX_FLASH_SECT		256
#define CONFIG_SYS_FLASH_ERASE_TOUT		(2*CONFIG_SYS_HZ) /* Timeout for Flash Erase */
#define CONFIG_SYS_FLASH_WRITE_TOUT		(2*CONFIG_SYS_HZ) /* Timeout for Flash Write */
155

156
#undef	CONFIG_ENV_IS_IN_DATAFLASH
157

158
#ifdef CONFIG_ENV_IS_IN_DATAFLASH
159
#define CONFIG_ENV_OFFSET			0x20000
160
#define CONFIG_ENV_ADDR			(CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + CONFIG_ENV_OFFSET)
161
#define CONFIG_ENV_SIZE			0x2000  /* 0x8000 */
162
#else
163
#define CONFIG_ENV_IS_IN_FLASH		1
wdenk's avatar
wdenk committed
164
#ifdef CONFIG_SKIP_LOWLEVEL_INIT
165 166
#define CONFIG_ENV_ADDR			(PHYS_FLASH_1 + 0xe000)  /* between boot.bin and u-boot.bin.gz */
#define CONFIG_ENV_SIZE			0x2000  /* 0x8000 */
167
#else
168 169
#define CONFIG_ENV_ADDR			(PHYS_FLASH_1 + 0x60000)  /* after u-boot.bin */
#define CONFIG_ENV_SIZE			0x10000 /* sectors are 64K here */
wdenk's avatar
wdenk committed
170
#endif	/* CONFIG_SKIP_LOWLEVEL_INIT */
171
#endif	/* CONFIG_ENV_IS_IN_DATAFLASH */
172 173


174
#define CONFIG_SYS_LOAD_ADDR		0x21000000  /* default load address */
wdenk's avatar
wdenk committed
175

wdenk's avatar
wdenk committed
176
#ifdef CONFIG_SKIP_LOWLEVEL_INIT
177 178 179
#define CONFIG_SYS_BOOT_SIZE		0x6000 /* 24 KBytes */
#define CONFIG_SYS_U_BOOT_BASE		(PHYS_FLASH_1 + 0x10000)
#define CONFIG_SYS_U_BOOT_SIZE		0x10000 /* 64 KBytes */
180
#else
181 182 183
#define CONFIG_SYS_BOOT_SIZE		0x00 /* 0 KBytes */
#define CONFIG_SYS_U_BOOT_BASE		PHYS_FLASH_1
#define CONFIG_SYS_U_BOOT_SIZE		0x60000 /* 384 KBytes */
wdenk's avatar
wdenk committed
184
#endif	/* CONFIG_SKIP_LOWLEVEL_INIT */
185

186
#define CONFIG_SYS_BAUDRATE_TABLE	{ 115200, 19200, 38400, 57600, 9600 }
wdenk's avatar
wdenk committed
187

188 189 190 191
#define CONFIG_SYS_PROMPT		"U-Boot> "	/* Monitor Command Prompt */
#define CONFIG_SYS_CBSIZE		256		/* Console I/O Buffer Size */
#define CONFIG_SYS_MAXARGS		16		/* max number of command args */
#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
wdenk's avatar
wdenk committed
192

193 194
#define CONFIG_SYS_HZ 1000
#define CONFIG_SYS_HZ_CLOCK AT91C_MASTER_CLOCK/2	/* AT91C_TC0_CMR is implicitly set to */
195
						/* AT91C_TC_TIMER_DIV1_CLOCK */
wdenk's avatar
wdenk committed
196 197 198 199 200 201 202 203

#define CONFIG_STACKSIZE	(32*1024)	/* regular stack */

#ifdef CONFIG_USE_IRQ
#error CONFIG_USE_IRQ not supported
#endif

#endif