Commit 02bb4989 authored by Trübenbach, Ralf's avatar Trübenbach, Ralf Committed by Kumar Gala
Browse files

powerpc/85xx: Fix Wrong PCIe 3 virtual address on corenet_ds platforms

This patch fixes a wrong address define in corenet_ds.h (used by
P4080DS.h, P3041DS.h, P5020DS.h).

Since board/Freescale/corenet_ds/tlb.c does not use the
fix offset instead) this has no effect to the functionality. But it may
be important for changes in the future?
Signed-off-by: default avatarRalf Trübenbach <>
Cc: Andy Fleming <>
Signed-off-by: default avatarKumar Gala <>
parent 2a0ffb84
......@@ -356,7 +356,7 @@
#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
/* controller 3, Slot 1, tgtid 1, Base address 202000 */
#define CONFIG_SYS_PCIE3_MEM_VIRT 0xe0000000
#define CONFIG_SYS_PCIE3_MEM_VIRT 0xc0000000
#define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
#define CONFIG_SYS_PCIE3_MEM_PHYS 0xc40000000ull
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment