Commit 226502e0 authored by Stefan Roese's avatar Stefan Roese
Browse files

ppc4xx: Flush dcache after DDR2 autocalibration with caches on



Flush the dcache before removing the TLB with caches enabled.
Otherwise this might lead to problems later on, e.g. while booting
Linux (as seen on ICON-440SPe).
Signed-off-by: default avatarStefan Roese <sr@denx.de>
parent 25fb02ab
......@@ -656,6 +656,13 @@ phys_size_t initdram(int board_type)
program_ecc(dimm_populated, iic0_dimm_addr, num_dimm_banks, 0);
#endif
/*
* Flush the dcache before removing the TLB with caches
* enabled. Otherwise this might lead to problems later on,
* e.g. while booting Linux (as seen on ICON-440SPe).
*/
flush_dcache();
/*
* Now after initialization (auto-calibration and ECC generation)
* remove the TLB entries with caches enabled and program again with
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment