Commit 25bacf7a authored by Kumar Gala's avatar Kumar Gala
Browse files

ppc/85xx: Fix enabling of L2 cache



We need to flash invalidate the locks in addition to the cache
before we enable.
Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
parent cb0ff65c
...@@ -336,8 +336,8 @@ int cpu_init_r(void) ...@@ -336,8 +336,8 @@ int cpu_init_r(void)
u32 l2cfg0 = mfspr(SPRN_L2CFG0); u32 l2cfg0 = mfspr(SPRN_L2CFG0);
/* invalidate the L2 cache */ /* invalidate the L2 cache */
mtspr(SPRN_L2CSR0, L2CSR0_L2FI); mtspr(SPRN_L2CSR0, (L2CSR0_L2FI|L2CSR0_L2LFC));
while (mfspr(SPRN_L2CSR0) & L2CSR0_L2FI) while (mfspr(SPRN_L2CSR0) & (L2CSR0_L2FI|L2CSR0_L2LFC))
; ;
/* enable the cache */ /* enable the cache */
......
...@@ -102,7 +102,8 @@ __secondary_start_page: ...@@ -102,7 +102,8 @@ __secondary_start_page:
#ifdef CONFIG_BACKSIDE_L2_CACHE #ifdef CONFIG_BACKSIDE_L2_CACHE
/* Enable/invalidate the L2 cache */ /* Enable/invalidate the L2 cache */
msync msync
lis r3,L2CSR0_L2FI@h lis r3,(L2CSR0_L2FI|L2CSR0_L2LFC)@h
ori r3,r3,(L2CSR0_L2FI|L2CSR0_L2LFC)@l
mtspr SPRN_L2CSR0,r3 mtspr SPRN_L2CSR0,r3
1: 1:
mfspr r3,SPRN_L2CSR0 mfspr r3,SPRN_L2CSR0
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment