Commit 44d6cbb6 authored by Anton Staaf's avatar Anton Staaf Committed by Wolfgang Denk
Browse files

arm: cache: define ARCH_DMA_MINALIGN for DMA buffer alignment

Signed-off-by: default avatarAnton Staaf <>
Cc: Mike Frysinger <>
Cc: Lukasz Majewski <>
Cc: Albert ARIBAUD <>
parent f8df9d0d
......@@ -42,4 +42,15 @@ static inline void invalidate_l2_cache(void)
void l2_cache_enable(void);
void l2_cache_disable(void);
* The current upper bound for ARM L1 data cache line sizes is 64 bytes. We
* use that value for aligning DMA buffers unless the board config has specified
* an alternate cache line size.
#endif /* _ASM_CACHE_H */
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment