Commit 800c8352 authored by Marc Zyngier's avatar Marc Zyngier Committed by Albert ARIBAUD

ARM: HYP/non-sec: add a barrier after setting SCR.NS==1

A CP15 instruction execution can be reordered, requiring an
isb to be sure it is executed in program order.
Signed-off-by: default avatarMarc Zyngier <>
Acked-by: default avatarIan Campbell <>
parent c19e0dd7
......@@ -46,6 +46,7 @@ _secure_monitor:
mcr p15, 0, r1, c1, c1, 0 @ write SCR (with NS bit set)
mrceq p15, 0, r0, c12, c0, 1 @ get MVBAR value
Markdown is supported
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment