Commit e2ad8426 authored by Shinya Kuribayashi's avatar Shinya Kuribayashi Committed by Shinya Kuribayashi
Browse files

[MIPS] <asm/mipsregs.h>: Update coprocessor register access macros


Signed-off-by: default avatarShinya Kuribayashi <skuribay@ruby.dti.ne.jp>
parent 1a3adac8
......@@ -52,7 +52,7 @@ int checkboard (void)
*sys_counter = 0x100; /* Enable 32 kHz oscillator for RTC/TOY */
proc_id = read_32bit_cp0_register(CP0_PRID);
proc_id = read_c0_prid();
switch (proc_id >> 24) {
case 0:
......
......@@ -135,7 +135,7 @@ int checkboard (void)
*sys_counter = 0x100; /* Enable 32 kHz oscillator for RTC/TOY */
proc_id = read_32bit_cp0_register(CP0_PRID);
proc_id = read_c0_prid();
switch (proc_id >> 24) {
case 0:
......
......@@ -51,7 +51,7 @@ int checkboard (void)
*sys_counter = 0x100; /* Enable 32 kHz oscillator for RTC/TOY */
proc_id = read_32bit_cp0_register(CP0_PRID);
proc_id = read_c0_prid();
switch (proc_id >> 24) {
case 0:
......
......@@ -38,7 +38,7 @@ int checkboard(void)
u32 proc_id;
u32 config1;
proc_id = read_32bit_cp0_register(CP0_PRID);
proc_id = read_c0_prid();
printf("Board: Qemu -M mips CPU: ");
switch (proc_id) {
case 0x00018000:
......@@ -51,7 +51,7 @@ int checkboard(void)
printf("4KEc");
break;
case 0x00019300:
config1 = read_mips32_cp0_config1();
config1 = read_c0_config1();
if (config1 & 1)
printf("24Kf");
else
......@@ -64,7 +64,7 @@ int checkboard(void)
printf("R4000");
break;
case 0x00018100:
config1 = read_mips32_cp0_config1();
config1 = read_c0_config1();
if (config1 & 1)
printf("5Kf");
else
......
......@@ -66,10 +66,10 @@ void flush_cache(ulong start_addr, ulong size)
void write_one_tlb(int index, u32 pagemask, u32 hi, u32 low0, u32 low1)
{
write_32bit_cp0_register(CP0_ENTRYLO0, low0);
write_32bit_cp0_register(CP0_PAGEMASK, pagemask);
write_32bit_cp0_register(CP0_ENTRYLO1, low1);
write_32bit_cp0_register(CP0_ENTRYHI, hi);
write_32bit_cp0_register(CP0_INDEX, index);
write_c0_entrylo0(low0);
write_c0_pagemask(pagemask);
write_c0_entrylo1(low1);
write_c0_entryhi(hi);
write_c0_index(index);
tlb_write_indexed();
}
This diff is collapsed.
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment