- 12 Jun, 2009 1 commit
-
-
Stefan Roese authored
This patch adds another build target for the AMCC Sequoia PPC440EPx eval board. This RAM-booting version is targeted for boards without NOR FLASH (NAND booting) which need a possibility to initially program their NAND FLASH. Using a JTAG debugger (e.g. BDI2000/3000) configured to setup the SDRAM, this debugger can load this RAM- booting image to the target address in SDRAM (in this case 0x1000000) and start it there. Then U-Boot's standard NAND commands can be used to program the NAND FLASH (e.g. "nand write ..."). Here the commands to load and start this image from the BDI2000: 440EPX>reset halt 440EPX>load 0x1000000 /tftpboot/sequoia/u-boot.bin 440EPX>go 0x1000000 Please note that this image automatically scans for an already initialized SDRAM TLB (detected by EPN=0). This TLB will not be cleared. This TLB doesn't need to be TLB #0, this RAM-booting version will detect it and preserve it. So booting via BDI2000 will work and booting with a complete different TLB init via U-Boot works as well. Signed-off-by:
Stefan Roese <sr@denx.de>
-
- 26 Mar, 2009 1 commit
-
-
Stefan Roese authored
This patch fixes a bug in the Sequoia TLB init code to reconfigure the correct TLB (boot space) after running from RAM. This bug was introduced with patch 4d332dbe [ppc4xx: Make Sequoia boot vxWorks] which changed the order of the TLB in the Sequoia init.S file. Signed-off-by:
Stefan Roese <sr@denx.de>
-
- 18 Oct, 2008 1 commit
-
-
Jean-Christophe PLAGNIOL-VILLARD authored
Signed-off-by:
Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
-
- 16 Jan, 2008 1 commit
-
-
Matthias Fuchs authored
Signed-off-by:
Matthias Fuchs <matthias.fuchs@esd-electronics.com>
-
- 10 Jan, 2008 1 commit
-
-
Niklaus Giger authored
vxWorks expects in TLB 0 a entry for the Machine Check interrupt TLB 1 a entry for the RAM TLB 2 a entry for the EBC TLB 3 a entry for the boot flash After changing the baudrate to 9600 I had no problems to boot the vxWorks image as distributed by WindRiver (Revision 2.0/1 from June 18, 2007) Signed-off-by:
Niklaus Giger <niklaus.giger@netstal.com>
-
- 27 Dec, 2007 1 commit
-
-
Larry Johnson authored
Signed-off-by:
Larry Johnson <lrj@acm.org>
-
- 31 Oct, 2007 1 commit
-
-
Stefan Roese authored
This patch adds the CONFIG_4xx_DCACHE options to some SDRAM init files and to the Sequoia TLB init code. Now the cache can be enabled on 44x boards by defining CONFIG_4xx_DCACHE in the board config file. This option will disappear, when more boards use is successfully and no more known problems exist. This is tested successfully on Sequoia and Katmai. The only problem that needs to be fixed is, that USB is not working on Sequoia right now, since it will need some cache handling code too, similar to the 4xx EMAC driver. Signed-off-by:
Stefan Roese <sr@denx.de>
-
- 31 Aug, 2007 1 commit
-
-
Gary Jennejohn authored
The 440EPx has a problem when the PCI_CACHE_LINE_SIZE register is set to non-zero, because it doesn't support MRM (memory-read- multiple) correctly. We now added the possibility to configure this register in the board config file, so that the default value of 8 can be overridden. Here the details of this patch: o drivers_pci_auto.c: introduce CFG_PCI_CACHE_LINE_SIZE to allow board-specific settings. As an example the sequoia board requires 0. Idea from Stefan Roese <sr@denx.de>. o board/amcc/sequoia/init.S: add a TLB mapping at 0xE8000000 for the PCI IO-space. Obtained from Stefan Roese <sr@denx.de>. o include/configs/sequoia.h: turn CONFIG_PCI_PNP back on and set CFG_PCI_CACHE_LINE_SIZE to 0. Signed-off-by:
Gary Jennejohn <garyj@denx.de> Signed-off-by:
Stefan Roese <sr@denx.de>
-
- 05 Jan, 2007 1 commit
-
-
Stefan Roese authored
This code will optimize the DDR2 controller setup on a board specific basis. Note: This code doesn't work right now on the NAND booting image for the Sequoia board, since it doesn't fit into the 4kBytes for the SPL image. Signed-off-by:
Stefan Roese <sr@denx.de>
-
- 07 Sep, 2006 1 commit
-
-
Stefan Roese authored
- Add support for PPC440EPx & PPC440GRx - Add support for PPC440EP(x)/GR(x) NAND controller in cpu/ppc4xx directory - Add NAND boot functionality for Sequoia board, please see doc/README.nand-boot-ppc440 for details - This Sequoia NAND image doesn't support environment in NAND for now. This will be added in a short while. Patch by Stefan Roese, 07 Sep 2006
-
- 02 Jun, 2006 1 commit
-
-
Stefan Roese authored
Patch by Stefan Roese, 02 Jun 2006
-
- 15 Sep, 2005 1 commit
-
-
Stefan Roese authored
boards (baudrate, environment...). Flash driver fixed. Patch by Stefan Roese, 15 Sep 2005
-
- 01 Aug, 2005 1 commit
-
-
Stefan Roese authored
Patch by Steven Blakeslee, 27 Jul 2005
-
- 27 Jun, 2003 1 commit
-
-
wdenk authored
- remove trailing white space, trailing empty lines, C++ comments, etc. - split cmd_boot.c (separate cmd_bdinfo.c and cmd_load.c) * Patches by Kenneth Johansson, 25 Jun 2003: - major rework of command structure (work done mostly by Michal Cendrowski and Joakim Kristiansen)
-
- 03 Nov, 2002 1 commit
-
-
wdenk authored
-