1. 22 Nov, 2015 1 commit
  2. 20 Nov, 2015 1 commit
  3. 18 Nov, 2015 1 commit
  4. 13 Nov, 2015 3 commits
  5. 21 Oct, 2015 2 commits
  6. 31 Aug, 2015 1 commit
  7. 26 Aug, 2015 2 commits
  8. 26 Jun, 2015 2 commits
  9. 04 Jun, 2015 3 commits
  10. 01 Jun, 2015 1 commit
  11. 30 Apr, 2015 2 commits
  12. 18 Apr, 2015 3 commits
  13. 25 Mar, 2015 1 commit
  14. 12 Feb, 2015 2 commits
  15. 06 Feb, 2015 2 commits
  16. 24 Jan, 2015 2 commits
  17. 21 Nov, 2014 2 commits
    • Simon Glass's avatar
      x86: ivybridge: Implement SDRAM init · 65dd74a6
      Simon Glass authored
      
      
      Implement SDRAM init using the Memory Reference Code (mrc.bin) provided in
      the board directory and the SDRAM SPD information in the device tree. This
      also needs the Intel Management Engine (me.bin) to work. Binary blobs
      everywhere: so far we have MRC, ME and microcode.
      
      SDRAM init works by setting up various parameters and calling the MRC. This
      in turn does some sort of magic to work out how much memory there is and
      the timing parameters to use. It also sets up the DRAM controllers. When
      the MRC returns, we use the information it provides to map out the
      available memory in U-Boot.
      
      U-Boot normally moves itself to the top of RAM. On x86 the RAM is not
      generally contiguous, and anyway some RAM may be above 4GB which doesn't
      work in 32-bit mode. So we relocate to the top of the largest block of
      RAM we can find below 4GB. Memory above 4GB is accessible with special
      functions (see physmem).
      
      It would be possible to build U-Boot in 64-bit mode but this wouldn't
      necessarily provide any more memory, since the largest block is often below
      4GB. Anyway U-Boot doesn't need huge amounts of memory - even a very large
      ramdisk seldom exceeds 100-200MB. U-Boot has support for booting 64-bit
      kernels directly so this does not pose a limitation in that area. Also there
      are probably parts of U-Boot that will not work correctly in 64-bit mode.
      The MRC is one.
      
      There is some work remaining in this area. Since memory init is very slow
      (over 500ms) it is possible to save the parameters in SPI flash to speed it
      up next time. Suspend/resume support is not fully implemented, or at least
      it is not efficient.
      
      With this patch, link boots to a prompt.
      Signed-off-by: default avatarSimon Glass <sjg@chromium.org>
      65dd74a6
    • Simon Glass's avatar
      x86: config: Move common x86 configs to a common file · 880a3cc4
      Simon Glass authored
      
      
      Many of the x86 CONFIG options will be common across different boards. Move
      them to a common file.
      Signed-off-by: default avatarSimon Glass <sjg@chromium.org>
      Reviewed-by: default avatarBin Meng <bmeng.cn@gmail.com>
      880a3cc4
  18. 29 Oct, 2014 2 commits
  19. 24 Oct, 2014 2 commits
  20. 23 Oct, 2014 5 commits