lowlevel_init.S 12.6 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
/*
 * This was originally from the Lubbock u-boot port.
 *
 * Most of this taken from Redboot hal_platform_setup.h with cleanup
 *
 * NOTE: I haven't clean this up considerably, just enough to get it
 * running. See hal_platform_setup.h for the source. See
 * board/cradle/lowlevel_init.S for another PXA250 setup that is
 * much cleaner.
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <config.h>
#include <version.h>
#include <asm/arch/pxa-regs.h>

/* wait for coprocessor write complete */
   .macro CPWAIT reg
   mrc	p15,0,\reg,c2,c0,0
   mov	\reg,\reg
   sub	pc,pc,#4
   .endm


/*
 *	Memory setup
 */

.globl lowlevel_init
lowlevel_init:

	/* Set up GPIO pins first ----------------------------------------- */

	ldr		r0,	=GPSR0
52
	ldr		r1,	=CONFIG_SYS_GPSR0_VAL
53 54 55
	str		r1,   [r0]

	ldr		r0,	=GPSR1
56
	ldr		r1,	=CONFIG_SYS_GPSR1_VAL
57 58 59
	str		r1,   [r0]

	ldr		r0,	=GPSR2
60
	ldr		r1,	=CONFIG_SYS_GPSR2_VAL
61 62 63
	str		r1,   [r0]

	ldr		r0,	=GPSR3
64
	ldr		r1,	=CONFIG_SYS_GPSR3_VAL
65 66 67
	str		r1,   [r0]

	ldr		r0,	=GPCR0
68
	ldr		r1,	=CONFIG_SYS_GPCR0_VAL
69 70 71
	str		r1,   [r0]

	ldr		r0,	=GPCR1
72
	ldr		r1,	=CONFIG_SYS_GPCR1_VAL
73 74 75
	str		r1,   [r0]

	ldr		r0,	=GPCR2
76
	ldr		r1,	=CONFIG_SYS_GPCR2_VAL
77 78 79
	str		r1,   [r0]

	ldr		r0,	=GPCR3
80
	ldr		r1,	=CONFIG_SYS_GPCR3_VAL
81 82 83
	str		r1,   [r0]

	ldr		r0,	=GRER0
84
	ldr		r1,	=CONFIG_SYS_GRER0_VAL
85 86 87
	str		r1,   [r0]

	ldr		r0,	=GRER1
88
	ldr		r1,	=CONFIG_SYS_GRER1_VAL
89 90 91
	str		r1,   [r0]

	ldr		r0,	=GRER2
92
	ldr		r1,	=CONFIG_SYS_GRER2_VAL
93 94 95
	str		r1,   [r0]

	ldr		r0,	=GRER3
96
	ldr		r1,	=CONFIG_SYS_GRER3_VAL
97 98 99
	str		r1,   [r0]

	ldr		r0,	=GFER0
100
	ldr		r1,	=CONFIG_SYS_GFER0_VAL
101 102 103
	str		r1,   [r0]

	ldr		r0,	=GFER1
104
	ldr		r1,	=CONFIG_SYS_GFER1_VAL
105 106 107
	str		r1,   [r0]

	ldr		r0,	=GFER2
108
	ldr		r1,	=CONFIG_SYS_GFER2_VAL
109 110 111
	str		r1,   [r0]

	ldr		r0,	=GFER3
112
	ldr		r1,	=CONFIG_SYS_GFER3_VAL
113 114 115
	str		r1,   [r0]

	ldr		r0,	=GPDR0
116
	ldr		r1,	=CONFIG_SYS_GPDR0_VAL
117 118 119
	str		r1,   [r0]

	ldr		r0,	=GPDR1
120
	ldr		r1,	=CONFIG_SYS_GPDR1_VAL
121 122 123
	str		r1,   [r0]

	ldr		r0,	=GPDR2
124
	ldr		r1,	=CONFIG_SYS_GPDR2_VAL
125 126 127
	str		r1,   [r0]

	ldr		r0,	=GPDR3
128
	ldr		r1,	=CONFIG_SYS_GPDR3_VAL
129 130 131
	str		r1,   [r0]

	ldr		r0,	=GAFR0_L
132
	ldr		r1,	=CONFIG_SYS_GAFR0_L_VAL
133 134 135
	str		r1,   [r0]

	ldr		r0,	=GAFR0_U
136
	ldr		r1,	=CONFIG_SYS_GAFR0_U_VAL
137 138 139
	str		r1,   [r0]

	ldr		r0,	=GAFR1_L
140
	ldr		r1,	=CONFIG_SYS_GAFR1_L_VAL
141 142 143
	str		r1,   [r0]

	ldr		r0,	=GAFR1_U
144
	ldr		r1,	=CONFIG_SYS_GAFR1_U_VAL
145 146 147
	str		r1,   [r0]

	ldr		r0,	=GAFR2_L
148
	ldr		r1,	=CONFIG_SYS_GAFR2_L_VAL
149 150 151
	str		r1,   [r0]

	ldr		r0,	=GAFR2_U
152
	ldr		r1,	=CONFIG_SYS_GAFR2_U_VAL
153 154 155
	str		r1,   [r0]

	ldr		r0,	=GAFR3_L
156
	ldr		r1,	=CONFIG_SYS_GAFR3_L_VAL
157 158 159
	str		r1,   [r0]

	ldr		r0,	=GAFR3_U
160
	ldr		r1,	=CONFIG_SYS_GAFR3_U_VAL
161 162 163
	str		r1,   [r0]

	ldr		r0,	=PSSR		/* enable GPIO pins */
164
	ldr		r1,	=CONFIG_SYS_PSSR_VAL
165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201
	str		r1,   [r0]

	/* ---------------------------------------------------------------- */
	/* Enable memory interface					    */
	/*								    */
	/* The sequence below is based on the recommended init steps	    */
	/* detailed in the Intel PXA250 Operating Systems Developers Guide, */
	/* Chapter 10.							    */
	/* ---------------------------------------------------------------- */

	/* ---------------------------------------------------------------- */
	/* Step 1: Wait for at least 200 microsedonds to allow internal	    */
	/*	   clocks to settle. Only necessary after hard reset...	    */
	/*	   FIXME: can be optimized later			    */
	/* ---------------------------------------------------------------- */

	ldr r3, =OSCR			/* reset the OS Timer Count to zero */
	mov r2, #0
	str r2, [r3]
	ldr r4, =0x300			/* really 0x2E1 is about 200usec,   */
					/* so 0x300 should be plenty	    */
1:
	ldr r2, [r3]
	cmp r4, r2
	bgt 1b

mem_init:

	ldr	r1,  =MEMC_BASE		/* get memory controller base addr. */

	/* ---------------------------------------------------------------- */
	/* Step 2a: Initialize Asynchronous static memory controller	    */
	/* ---------------------------------------------------------------- */

	/* MSC registers: timing, bus width, mem type			    */

	/* MSC0: nCS(0,1)						    */
202
	ldr	r2,   =CONFIG_SYS_MSC0_VAL
203 204 205 206
	str	r2,   [r1, #MSC0_OFFSET]
	ldr	r2,   [r1, #MSC0_OFFSET]	/* read back to ensure	    */
						/* that data latches	    */
	/* MSC1: nCS(2,3)						    */
207
	ldr	r2,  =CONFIG_SYS_MSC1_VAL
208 209 210 211
	str	r2,  [r1, #MSC1_OFFSET]
	ldr	r2,  [r1, #MSC1_OFFSET]

	/* MSC2: nCS(4,5)						    */
212
	ldr	r2,  =CONFIG_SYS_MSC2_VAL
213 214 215 216 217 218 219 220
	str	r2,  [r1, #MSC2_OFFSET]
	ldr	r2,  [r1, #MSC2_OFFSET]

	/* ---------------------------------------------------------------- */
	/* Step 2b: Initialize Card Interface				    */
	/* ---------------------------------------------------------------- */

	/* MECR: Memory Expansion Card Register				    */
221
	ldr	r2,  =CONFIG_SYS_MECR_VAL
222 223 224 225
	str	r2,  [r1, #MECR_OFFSET]
	ldr	r2,	[r1, #MECR_OFFSET]

	/* MCMEM0: Card Interface slot 0 timing				    */
226
	ldr	r2,  =CONFIG_SYS_MCMEM0_VAL
227 228 229 230
	str	r2,  [r1, #MCMEM0_OFFSET]
	ldr	r2,	[r1, #MCMEM0_OFFSET]

	/* MCMEM1: Card Interface slot 1 timing				    */
231
	ldr	r2,  =CONFIG_SYS_MCMEM1_VAL
232 233 234 235
	str	r2,  [r1, #MCMEM1_OFFSET]
	ldr	r2,	[r1, #MCMEM1_OFFSET]

	/* MCATT0: Card Interface Attribute Space Timing, slot 0	    */
236
	ldr	r2,  =CONFIG_SYS_MCATT0_VAL
237 238 239 240
	str	r2,  [r1, #MCATT0_OFFSET]
	ldr	r2,	[r1, #MCATT0_OFFSET]

	/* MCATT1: Card Interface Attribute Space Timing, slot 1	    */
241
	ldr	r2,  =CONFIG_SYS_MCATT1_VAL
242 243 244 245
	str	r2,  [r1, #MCATT1_OFFSET]
	ldr	r2,	[r1, #MCATT1_OFFSET]

	/* MCIO0: Card Interface I/O Space Timing, slot 0		    */
246
	ldr	r2,  =CONFIG_SYS_MCIO0_VAL
247 248 249 250
	str	r2,  [r1, #MCIO0_OFFSET]
	ldr	r2,	[r1, #MCIO0_OFFSET]

	/* MCIO1: Card Interface I/O Space Timing, slot 1		    */
251
	ldr	r2,  =CONFIG_SYS_MCIO1_VAL
252 253 254 255 256 257
	str	r2,  [r1, #MCIO1_OFFSET]
	ldr	r2,	[r1, #MCIO1_OFFSET]

	/* ---------------------------------------------------------------- */
	/* Step 2c: Write FLYCNFG  FIXME: what's that???		    */
	/* ---------------------------------------------------------------- */
258
	ldr	r2,  =CONFIG_SYS_FLYCNFG_VAL
259 260 261 262 263 264 265 266 267 268 269 270 271 272
	str	r2,  [r1, #FLYCNFG_OFFSET]
	str	r2,	[r1, #FLYCNFG_OFFSET]

	/* ---------------------------------------------------------------- */
	/* Step 2d: Initialize Timing for Sync Memory (SDCLK0)		    */
	/* ---------------------------------------------------------------- */

	/* Before accessing MDREFR we need a valid DRI field, so we set	    */
	/* this to power on defaults + DRI field.			    */

	ldr	r4,	[r1, #MDREFR_OFFSET]
	ldr	r2,	=0xFFF
	bic	r4,	r4, r2

273
	ldr	r3,	=CONFIG_SYS_MDREFR_VAL
274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302
	and	r3,	r3,  r2

	orr	r4,	r4, r3
	str	r4,	[r1, #MDREFR_OFFSET]	/* write back MDREFR	    */

	orr	r4,  r4, #MDREFR_K0RUN
	orr	r4,  r4, #MDREFR_K0DB4
	orr	r4,  r4, #MDREFR_K0FREE
	orr	r4,  r4, #MDREFR_K0DB2
	orr	r4,  r4, #MDREFR_K1DB2
	bic	r4,  r4, #MDREFR_K1FREE
	bic	r4,  r4, #MDREFR_K2FREE

	str	r4,	[r1, #MDREFR_OFFSET]	/* write back MDREFR	    */
	ldr	r4,  [r1, #MDREFR_OFFSET]

	/* Note: preserve the mdrefr value in r4			    */


	/* ---------------------------------------------------------------- */
	/* Step 3: Initialize Synchronous Static Memory (Flash/Peripherals) */
	/* ---------------------------------------------------------------- */

	/* Initialize SXCNFG register. Assert the enable bits		    */

	/* Write SXMRS to cause an MRS command to all enabled banks of	    */
	/* synchronous static memory. Note that SXLCR need not be written   */
	/* at this time.						    */

303
	ldr	r2,  =CONFIG_SYS_SXCNFG_VAL
304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331
	str	r2,  [r1, #SXCNFG_OFFSET]

	/* ---------------------------------------------------------------- */
	/* Step 4: Initialize SDRAM					    */
	/* ---------------------------------------------------------------- */

	bic	r4, r4, #(MDREFR_K2FREE |MDREFR_K1FREE | MDREFR_K0FREE)

	orr	r4, r4, #MDREFR_K1RUN
	bic	r4, r4, #MDREFR_K2DB2
	str	r4, [r1, #MDREFR_OFFSET]
	ldr	r4, [r1, #MDREFR_OFFSET]

	bic	r4, r4, #MDREFR_SLFRSH
	str	r4, [r1, #MDREFR_OFFSET]
	ldr	r4, [r1, #MDREFR_OFFSET]

	orr	r4, r4, #MDREFR_E1PIN
	str	r4, [r1, #MDREFR_OFFSET]
	ldr	r4, [r1, #MDREFR_OFFSET]

	nop
	nop


	/* Step 4d: write MDCNFG with MDCNFG:DEx deasserted (set to 0), to  */
	/*	    configure but not enable each SDRAM partition pair.	    */

332
	ldr	r4,	=CONFIG_SYS_MDCNFG_VAL
333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359
	bic	r4,	r4,	#(MDCNFG_DE0|MDCNFG_DE1)
	bic	r4,	r4,	#(MDCNFG_DE2|MDCNFG_DE3)

	str	r4,	[r1, #MDCNFG_OFFSET]	/* write back MDCNFG	    */
	ldr	r4,	[r1, #MDCNFG_OFFSET]


	/* Step 4e: Wait for the clock to the SDRAMs to stabilize,	    */
	/*	    100..200 sec.					    */

	ldr r3, =OSCR			/* reset the OS Timer Count to zero */
	mov r2, #0
	str r2, [r3]
	ldr r4, =0x300			/* really 0x2E1 is about 200usec,   */
					/* so 0x300 should be plenty	    */
1:
	    ldr r2, [r3]
	    cmp r4, r2
	    bgt 1b


	/* Step 4f: Trigger a number (usually 8) refresh cycles by	    */
	/*	    attempting non-burst read or write accesses to disabled */
	/*	    SDRAM, as commonly specified in the power up sequence   */
	/*	    documented in SDRAM data sheets. The address(es) used   */
	/*	    for this purpose must not be cacheable.		    */

360
	ldr	r3,	=CONFIG_SYS_DRAM_BASE
361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381
	str	r2,	[r3]
	str	r2,	[r3]
	str	r2,	[r3]
	str	r2,	[r3]
	str	r2,	[r3]
	str	r2,	[r3]
	str	r2,	[r3]
	str	r2,	[r3]


	/* Step 4g: Write MDCNFG with enable bits asserted		    */
	/*	    (MDCNFG:DEx set to 1).				    */

	ldr	r3,	[r1, #MDCNFG_OFFSET]
	mov	r4, r3
	orr	r3,	r3,	#MDCNFG_DE0
	str	r3,	[r1, #MDCNFG_OFFSET]
	mov	r0, r3

	/* Step 4h: Write MDMRS.					    */

382
	ldr	r2,  =CONFIG_SYS_MDMRS_VAL
383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445
	str	r2,  [r1, #MDMRS_OFFSET]

	/* enable APD */
	ldr	r3,  [r1, #MDREFR_OFFSET]
	orr	r3,  r3,  #MDREFR_APD
	str	r3,  [r1, #MDREFR_OFFSET]

	/* We are finished with Intel's memory controller initialisation    */


setvoltage:

	mov	r10,	lr
	bl	initPXAvoltage	/* In case the board is rebooting with a    */
	mov	lr,	r10	/* low voltage raise it up to a good one.   */

#if 1
	b initirqs
#endif

wakeup:
	/* Are we waking from sleep? */
	ldr	r0,	=RCSR
	ldr	r1,	[r0]
	and	r1,	r1, #(RCSR_GPR | RCSR_SMR | RCSR_WDR | RCSR_HWR)
	str	r1,	[r0]
	teq	r1,	#RCSR_SMR

	bne	initirqs

	ldr	r0,	=PSSR
	mov	r1,	#PSSR_PH
	str	r1,	[r0]

	/* if so, resume at PSPR */
	ldr	r0,	=PSPR
	ldr	r1,	[r0]
	mov	pc,	r1

	/* ---------------------------------------------------------------- */
	/* Disable (mask) all interrupts at interrupt controller	    */
	/* ---------------------------------------------------------------- */

initirqs:

	mov	r1,  #0		/* clear int. level register (IRQ, not FIQ) */
	ldr	r2,  =ICLR
	str	r1,  [r2]

	ldr	r2,  =ICMR	/* mask all interrupts at the controller    */
	str	r1,  [r2]

	/* ---------------------------------------------------------------- */
	/* Clock initialisation						    */
	/* ---------------------------------------------------------------- */

initclks:

	/* Disable the peripheral clocks, and set the core clock frequency  */

	/* Turn Off on-chip peripheral clocks (except for memory)	    */
	/* for re-configuration.					    */
	ldr	r1,  =CKEN
446
	ldr	r2,  =CONFIG_SYS_CKEN
447 448 449
	str	r2,  [r1]

	/* ... and write the core clock config register			    */
450
	ldr	r2,  =CONFIG_SYS_CCCR
451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503
	ldr	r1,  =CCCR
	str	r2,  [r1]

	/* Turn on turbo mode */
	mrc	p14, 0, r2, c6, c0, 0
	orr	r2, r2, #0xB		/* Turbo, Fast-Bus, Freq change**/
	mcr	p14, 0, r2, c6, c0, 0

	/* Re-write MDREFR */
	ldr	r1, =MEMC_BASE
	ldr	r2, [r1, #MDREFR_OFFSET]
	str	r2, [r1, #MDREFR_OFFSET]
#ifdef RTC
	/* enable the 32Khz oscillator for RTC and PowerManager		    */
	ldr	r1,  =OSCC
	mov	r2,  #OSCC_OON
	str	r2,  [r1]

	/* NOTE:  spin here until OSCC.OOK get set, meaning the PLL	    */
	/* has settled.							    */
60:
	ldr	r2, [r1]
	ands	r2, r2, #1
	beq	60b
#else
#error "RTC not defined"
#endif

	/* Interrupt init: Mask all interrupts				    */
    ldr r0, =ICMR /* enable no sources */
	mov r1, #0
    str r1, [r0]
	/* FIXME */

#ifdef NODEBUG
	/*Disable software and data breakpoints */
	mov	r0,#0
	mcr	p15,0,r0,c14,c8,0  /* ibcr0 */
	mcr	p15,0,r0,c14,c9,0  /* ibcr1 */
	mcr	p15,0,r0,c14,c4,0  /* dbcon */

	/*Enable all debug functionality */
	mov	r0,#0x80000000
	mcr	p14,0,r0,c10,c0,0  /* dcsr */
#endif

	/* ---------------------------------------------------------------- */
	/* End lowlevel_init							    */
	/* ---------------------------------------------------------------- */

endlowlevel_init:

	mov	pc, lr