Kconfig 2.6 KB
Newer Older
1 2
if ARCH_SOCFPGA

3 4 5
config SPL_LIBCOMMON_SUPPORT
	default y

6 7
config TARGET_SOCFPGA_ARRIA5
	bool
8
	select TARGET_SOCFPGA_GEN5
9 10 11

config TARGET_SOCFPGA_CYCLONE5
	bool
12 13 14 15
	select TARGET_SOCFPGA_GEN5

config TARGET_SOCFPGA_GEN5
	bool
16

17 18
choice
	prompt "Altera SOCFPGA board select"
19
	optional
20

21 22 23
config TARGET_SOCFPGA_ARRIA5_SOCDK
	bool "Altera SOCFPGA SoCDK (Arria V)"
	select TARGET_SOCFPGA_ARRIA5
24

25 26 27
config TARGET_SOCFPGA_CYCLONE5_SOCDK
	bool "Altera SOCFPGA SoCDK (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5
28

29 30 31 32
config TARGET_SOCFPGA_DENX_MCVEVK
	bool "DENX MCVEVK (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5

33 34 35 36
config TARGET_SOCFPGA_EBV_SOCRATES
	bool "EBV SoCrates (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5

37 38 39 40
config TARGET_SOCFPGA_IS1
	bool "IS1 (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5

41 42 43 44
config TARGET_SOCFPGA_SAMTEC_VINING_FPGA
	bool "samtec VIN|ING FPGA (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5

45 46 47 48
config TARGET_SOCFPGA_SR1500
	bool "SR1500 (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5

49 50 51 52
config TARGET_SOCFPGA_TERASIC_DE0_NANO
	bool "Terasic DE0-Nano-Atlas (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5

53 54 55 56
config TARGET_SOCFPGA_TERASIC_SOCKIT
	bool "Terasic SoCkit (Cyclone V)"
	select TARGET_SOCFPGA_CYCLONE5

57 58 59
endchoice

config SYS_BOARD
60 61
	default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
	default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
62
	default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
63
	default "is1" if TARGET_SOCFPGA_IS1
64
	default "mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
65
	default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
66
	default "socrates" if TARGET_SOCFPGA_EBV_SOCRATES
67
	default "sr1500" if TARGET_SOCFPGA_SR1500
68
	default "vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
69 70

config SYS_VENDOR
71 72
	default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
	default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
73
	default "denx" if TARGET_SOCFPGA_DENX_MCVEVK
74
	default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
75
	default "samtec" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
76
	default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
77
	default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
78 79 80 81 82

config SYS_SOC
	default "socfpga"

config SYS_CONFIG_NAME
83 84
	default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
	default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
85
	default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
86
	default "socfpga_is1" if TARGET_SOCFPGA_IS1
87
	default "socfpga_mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
88
	default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
89
	default "socfpga_socrates" if TARGET_SOCFPGA_EBV_SOCRATES
90
	default "socfpga_sr1500" if TARGET_SOCFPGA_SR1500
91
	default "socfpga_vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
92 93

endif