imximage.h 4.6 KB
Newer Older
1 2 3 4
/*
 * (C) Copyright 2009
 * Stefano Babic, DENX Software Engineering, sbabic@denx.de.
 *
5
 * SPDX-License-Identifier:	GPL-2.0+
6 7 8 9 10
 */

#ifndef _IMXIMAGE_H_
#define _IMXIMAGE_H_

11
#define MAX_HW_CFG_SIZE_V2 220 /* Max number of registers imx can set for v2 */
12
#define MAX_HW_CFG_SIZE_V1 60  /* Max number of registers imx can set for v1 */
13 14 15
#define APP_CODE_BARKER	0xB1
#define DCD_BARKER	0xB17219E9

16 17 18 19 20
/*
 * NOTE: This file must be kept in sync with arch/arm/include/asm/\
 *       imx-common/imximage.cfg because tools/imximage.c can not
 *       cross-include headers from arch/arm/ and vice-versa.
 */
21
#define CMD_DATA_STR	"DATA"
22 23

/* Initial Vector Table Offset */
24
#define FLASH_OFFSET_UNDEFINED	0xFFFFFFFF
25 26 27 28 29
#define FLASH_OFFSET_STANDARD	0x400
#define FLASH_OFFSET_NAND	FLASH_OFFSET_STANDARD
#define FLASH_OFFSET_SD		FLASH_OFFSET_STANDARD
#define FLASH_OFFSET_SPI	FLASH_OFFSET_STANDARD
#define FLASH_OFFSET_ONENAND	0x100
30 31
#define FLASH_OFFSET_NOR	0x1000
#define FLASH_OFFSET_SATA	FLASH_OFFSET_STANDARD
32
#define FLASH_OFFSET_QSPI	0x1000
33

34 35 36 37 38 39 40 41 42
/* Initial Load Region Size */
#define FLASH_LOADSIZE_UNDEFINED	0xFFFFFFFF
#define FLASH_LOADSIZE_STANDARD		0x1000
#define FLASH_LOADSIZE_NAND		FLASH_LOADSIZE_STANDARD
#define FLASH_LOADSIZE_SD		FLASH_LOADSIZE_STANDARD
#define FLASH_LOADSIZE_SPI		FLASH_LOADSIZE_STANDARD
#define FLASH_LOADSIZE_ONENAND		0x400
#define FLASH_LOADSIZE_NOR		0x0 /* entire image */
#define FLASH_LOADSIZE_SATA		FLASH_LOADSIZE_STANDARD
43
#define FLASH_LOADSIZE_QSPI		0x0 /* entire image */
44

45 46 47 48 49 50 51 52 53 54 55
/* Command tags and parameters */
#define IVT_HEADER_TAG			0xD1
#define IVT_VERSION			0x40
#define DCD_HEADER_TAG			0xD2
#define DCD_VERSION			0x40
#define DCD_WRITE_DATA_COMMAND_TAG	0xCC
#define DCD_WRITE_DATA_PARAM		0x4
#define DCD_WRITE_CLR_BIT_PARAM	0xC
#define DCD_CHECK_DATA_COMMAND_TAG	0xCF
#define DCD_CHECK_BITS_SET_PARAM	0x14
#define DCD_CHECK_BITS_CLR_PARAM	0x04
56

57 58
enum imximage_cmd {
	CMD_INVALID,
59
	CMD_IMAGE_VERSION,
60
	CMD_BOOT_FROM,
61
	CMD_BOOT_OFFSET,
62 63 64 65
	CMD_WRITE_DATA,
	CMD_WRITE_CLR_BIT,
	CMD_CHECK_BITS_SET,
	CMD_CHECK_BITS_CLR,
66
	CMD_CSF,
67 68 69 70 71 72 73 74 75 76
};

enum imximage_fld_types {
	CFG_INVALID = -1,
	CFG_COMMAND,
	CFG_REG_SIZE,
	CFG_REG_ADDRESS,
	CFG_REG_VALUE
};

77 78 79 80 81
enum imximage_version {
	IMXIMAGE_VER_INVALID = -1,
	IMXIMAGE_V1 = 1,
	IMXIMAGE_V2
};
82 83 84 85 86 87 88 89 90 91 92 93 94 95

typedef struct {
	uint32_t type; /* Type of pointer (byte, halfword, word, wait/read) */
	uint32_t addr; /* Address to write to */
	uint32_t value; /* Data to write */
} dcd_type_addr_data_t;

typedef struct {
	uint32_t barker; /* Barker for sanity check */
	uint32_t length; /* Device configuration length (without preamble) */
} dcd_preamble_t;

typedef struct {
	dcd_preamble_t preamble;
96 97
	dcd_type_addr_data_t addr_data[MAX_HW_CFG_SIZE_V1];
} dcd_v1_t;
98 99 100 101 102 103

typedef struct {
	uint32_t app_code_jump_vector;
	uint32_t app_code_barker;
	uint32_t app_code_csf;
	uint32_t dcd_ptr_ptr;
104
	uint32_t super_root_key;
105 106
	uint32_t dcd_ptr;
	uint32_t app_dest_ptr;
107
} flash_header_v1_t;
108 109 110 111 112

typedef struct {
	uint32_t length; 	/* Length of data to be read from flash */
} flash_cfg_parms_t;

113 114 115
typedef struct {
	flash_header_v1_t fhdr;
	dcd_v1_t dcd_table;
116
	flash_cfg_parms_t ext_header;
117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135
} imx_header_v1_t;

typedef struct {
	uint32_t addr;
	uint32_t value;
} dcd_addr_data_t;

typedef struct {
	uint8_t tag;
	uint16_t length;
	uint8_t version;
} __attribute__((packed)) ivt_header_t;

typedef struct {
	uint8_t tag;
	uint16_t length;
	uint8_t param;
} __attribute__((packed)) write_dcd_command_t;

136
struct dcd_v2_cmd {
137 138
	write_dcd_command_t write_dcd_command;
	dcd_addr_data_t addr_data[MAX_HW_CFG_SIZE_V2];
139 140 141 142 143
};

typedef struct {
	ivt_header_t header;
	struct dcd_v2_cmd dcd_cmd;
144
	uint32_t padding[1]; /* end up on an 8-byte boundary */
145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169
} dcd_v2_t;

typedef struct {
	uint32_t start;
	uint32_t size;
	uint32_t plugin;
} boot_data_t;

typedef struct {
	ivt_header_t header;
	uint32_t entry;
	uint32_t reserved1;
	uint32_t dcd_ptr;
	uint32_t boot_data_ptr;
	uint32_t self;
	uint32_t csf;
	uint32_t reserved2;
} flash_header_v2_t;

typedef struct {
	flash_header_v2_t fhdr;
	boot_data_t boot_data;
	dcd_v2_t dcd_table;
} imx_header_v2_t;

170
/* The header must be aligned to 4k on MX53 for NAND boot */
171 172 173 174 175
struct imx_header {
	union {
		imx_header_v1_t hdr_v1;
		imx_header_v2_t hdr_v2;
	} header;
176
};
177

178 179 180 181 182
typedef void (*set_dcd_val_t)(struct imx_header *imxhdr,
					char *name, int lineno,
					int fld, uint32_t value,
					uint32_t off);

183 184 185
typedef void (*set_dcd_param_t)(struct imx_header *imxhdr, uint32_t dcd_len,
					int32_t cmd);

186 187 188 189
typedef void (*set_dcd_rst_t)(struct imx_header *imxhdr,
					uint32_t dcd_len,
					char *name, int lineno);

190 191
typedef void (*set_imx_hdr_t)(struct imx_header *imxhdr, uint32_t dcd_len,
		uint32_t entry_point, uint32_t flash_offset);
192 193

#endif /* _IMXIMAGE_H_ */