zynqpl.h 1.78 KB
Newer Older
1 2 3 4 5 6
/*
 * (C) Copyright 2012-2013, Xilinx, Michal Simek
 *
 * (C) Copyright 2012
 * Joe Hershberger <joe.hershberger@ni.com>
 *
7
 * SPDX-License-Identifier:	GPL-2.0+
8 9 10 11 12 13 14
 */

#ifndef _ZYNQPL_H_
#define _ZYNQPL_H_

#include <xilinx.h>

15
#if defined(CONFIG_FPGA_ZYNQPL)
16
extern struct xilinx_fpga_op zynq_op;
17 18 19 20
# define FPGA_ZYNQPL_OPS	&zynq_op
#else
# define FPGA_ZYNQPL_OPS	NULL
#endif
21 22

#define XILINX_ZYNQ_7010	0x2
23
#define XILINX_ZYNQ_7015	0x1b
24 25
#define XILINX_ZYNQ_7020	0x7
#define XILINX_ZYNQ_7030	0xc
26
#define XILINX_ZYNQ_7035	0x12
27
#define XILINX_ZYNQ_7045	0x11
28
#define XILINX_ZYNQ_7100	0x16
29 30 31

/* Device Image Sizes */
#define XILINX_XC7Z010_SIZE	16669920/8
32
#define XILINX_XC7Z015_SIZE	28085344/8
33 34
#define XILINX_XC7Z020_SIZE	32364512/8
#define XILINX_XC7Z030_SIZE	47839328/8
35
#define XILINX_XC7Z035_SIZE	106571232/8
36
#define XILINX_XC7Z045_SIZE	106571232/8
37
#define XILINX_XC7Z100_SIZE	139330784/8
38 39 40

/* Descriptor Macros */
#define XILINX_XC7Z010_DESC(cookie) \
41 42
{ xilinx_zynq, devcfg, XILINX_XC7Z010_SIZE, NULL, cookie, FPGA_ZYNQPL_OPS, \
	"7z010" }
43

44
#define XILINX_XC7Z015_DESC(cookie) \
45 46
{ xilinx_zynq, devcfg, XILINX_XC7Z015_SIZE, NULL, cookie, FPGA_ZYNQPL_OPS, \
	"7z015" }
47

48
#define XILINX_XC7Z020_DESC(cookie) \
49 50
{ xilinx_zynq, devcfg, XILINX_XC7Z020_SIZE, NULL, cookie, FPGA_ZYNQPL_OPS, \
	"7z020" }
51 52

#define XILINX_XC7Z030_DESC(cookie) \
53 54
{ xilinx_zynq, devcfg, XILINX_XC7Z030_SIZE, NULL, cookie, FPGA_ZYNQPL_OPS, \
	"7z030" }
55

56 57 58 59
#define XILINX_XC7Z035_DESC(cookie) \
{ xilinx_zynq, devcfg, XILINX_XC7Z035_SIZE, NULL, cookie, FPGA_ZYNQPL_OPS, \
	"7z035" }

60
#define XILINX_XC7Z045_DESC(cookie) \
61 62
{ xilinx_zynq, devcfg, XILINX_XC7Z045_SIZE, NULL, cookie, FPGA_ZYNQPL_OPS, \
	"7z045" }
63

64
#define XILINX_XC7Z100_DESC(cookie) \
65 66
{ xilinx_zynq, devcfg, XILINX_XC7Z100_SIZE, NULL, cookie, FPGA_ZYNQPL_OPS, \
	"7z100" }
67

68
#endif /* _ZYNQPL_H_ */