README.uniphier 4.97 KB
Newer Older
1 2 3 4
U-Boot for UniPhier SoC family
==============================


5 6
Recommended toolchains
----------------------
7

8 9
The UniPhir platform is well tested with Linaro toolchanis.
You can download pre-built toolchains from:
10 11 12 13 14 15 16

    http://www.linaro.org/downloads/


Compile the source
------------------

17
sLD3 reference board:
18
    $ make uniphier_sld3_defconfig
19
    $ make CROSS_COMPILE=arm-linux-gnueabihf-
20

21
LD4 reference board:
22
    $ make uniphier_ld4_sld8_defconfig
23
    $ make CROSS_COMPILE=arm-linux-gnueabihf-
24

25
sLD8 reference board:
26
    $ make uniphier_ld4_sld8_defconfig
27
    $ make CROSS_COMPILE=arm-linux-gnueabihf- DEVICE_TREE=uniphier-sld8-ref
28

29
Pro4 reference board:
30
    $ make uniphier_pro4_defconfig
31
    $ make CROSS_COMPILE=arm-linux-gnueabihf-
32

33
Pro4 Ace board:
34
    $ make uniphier_pro4_defconfig
35
    $ make CROSS_COMPILE=arm-linux-gnueabihf- DEVICE_TREE=uniphier-pro4-ace
36

37
Pro4 Sanji board:
38
    $ make uniphier_pro4_defconfig
39
    $ make CROSS_COMPILE=arm-linux-gnueabihf- DEVICE_TREE=uniphier-pro4-sanji
40

41
Pro5 4KBOX Board:
42
    $ make uniphier_pxs2_ld6b_defconfig
43
    $ make CROSS_COMPILE=arm-linux-gnueabihf- DEVICE_TREE=uniphier-pro5-4kbox
44

45
PXs2 Gentil board:
46
    $ make uniphier_pxs2_ld6b_defconfig
47
    $ make CROSS_COMPILE=arm-linux-gnueabihf- DEVICE_TREE=uniphier-pxs2-gentil
48

49
PXs2 Vodka board:
50
    $ make uniphier_pxs2_ld6b_defconfig
51
    $ make CROSS_COMPILE=arm-linux-gnueabihf-
52

53
LD6b reference board:
54
    $ make uniphier_pxs2_ld6b_defconfig
55 56 57 58 59
    $ make CROSS_COMPILE=arm-linux-gnueabihf- DEVICE_TREE=uniphier-ld6b-ref

LD11 reference board:
    $ make uniphier_ld11_defconfig
    $ make CROSS_COMPILE=aarch64-linux-gnu-
60

61 62 63 64 65
LD20 reference board:
    $ make uniphier_ld20_defconfig
    $ make CROSS_COMPILE=aarch64-linux-gnu-

You may wish to change the "CROSS_COMPILE=..." to use your favorite compiler.
66 67 68 69 70


Burn U-Boot images to NAND
--------------------------

71 72
Write the following to the NAND device:

73
 - spl/u-boot-spl.bin at the offset address 0x00000000
74 75 76 77 78
 - u-boot.bin         at the offset address 0x00010000

or

 - u-boot-with-spl.bin at the offset address 0x00000000
79 80

If a TFTP server is available, the images can be easily updated.
81
Just copy the u-boot-spl.bin and u-boot.bin to the TFTP public directory,
82
and then run the following command at the U-Boot command line:
83 84 85 86

  => run nandupdate


87 88 89
Burn U-Boot images to eMMC
--------------------------

90 91
Write the following to the Boot partition 1 of the eMMC device:

92
 - spl/u-boot-spl.bin at the offset address 0x00000000
93 94 95 96 97
 - u-boot.bin         at the offset address 0x00010000

or

 - u-boot-with-spl.bin at the offset address 0x00000000
98 99

If a TFTP server is available, the images can be easily updated.
100
Just copy the u-boot-spl.bin and u-boot.bin to the TFTP public directory,
101
and then run the following command at the U-Boot command line:
102 103 104 105

  => run emmcupdate


106 107 108 109 110 111 112 113 114
UniPhier specific commands
--------------------------

 - pinmon (enabled by CONFIG_CMD_PINMON)
     shows the boot mode pins that has been latched at the power-on reset

 - ddrphy (enabled by CONFIG_CMD_DDRPHY_DUMP)
     shows the DDR PHY parameters set by the PHY training

115 116 117
 - ddrmphy (enabled by CONFIG_CMD_DDRMPHY_DUMP)
     shows the DDR Multi PHY parameters set by the PHY training

118 119 120 121 122 123

Supported devices
-----------------

 - UART (on-chip)
 - NAND
124
 - SD/eMMC
125 126
 - USB 2.0 (EHCI)
 - USB 3.0 (xHCI)
127
 - GPIO
128 129 130 131 132 133
 - LAN (on-board SMSC9118)
 - I2C
 - EEPROM (connected to the on-board I2C bus)
 - Support card (SRAM, NOR flash, some peripherals)


134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151
Micro Support Card
------------------

The recommended bit switch settings are as follows:

 SW2    OFF(1)/ON(0)   Description
 ------------------------------------------
 bit 1   <----         BKSZ[0]
 bit 2   ---->         BKSZ[1]
 bit 3   <----         SoC Bus Width 16/32
 bit 4   <----         SERIAL_SEL[0]
 bit 5   ---->         SERIAL_SEL[1]
 bit 6   ---->         BOOTSWAP_EN
 bit 7   <----         CS1/CS5
 bit 8   <----         SOC_SERIAL_DISABLE

 SW8    OFF(1)/ON(0)   Description
 ------------------------------------------
152
 bit 1    <----        CS1_SPLIT
153 154 155 156 157 158 159 160 161 162 163 164 165
 bit 2    <----        CASE9_ON
 bit 3    <----        CASE10_ON
 bit 4  Don't Care     Reserve
 bit 5  Don't Care     Reserve
 bit 6  Don't Care     Reserve
 bit 7    ---->        BURST_EN
 bit 8    ---->        FLASHBUS32_16

The BKSZ[1:0] specifies the address range of memory slot and peripherals
as follows:

 BKSZ    Description              RAM slot            Peripherals
 --------------------------------------------------------------------
166 167 168 169
 0b00   15MB RAM / 1MB Peri    00000000-00efffff    00f00000-00ffffff
 0b01   31MB RAM / 1MB Peri    00000000-01efffff    01f00000-01ffffff
 0b10   64MB RAM / 1MB Peri    00000000-03efffff    03f00000-03ffffff
 0b11  127MB RAM / 1MB Peri    00000000-07efffff    07f00000-07ffffff
170 171 172 173 174 175

Set BSKZ[1:0] to 0b01 for U-Boot.
This mode is the most handy because EA[24] is always supported by the save pin
mode of the system bus.  On the other hand, EA[25] is not supported for some
newer SoCs.  Even if it is, EA[25] is not connected on most of the boards.

176
--
177
Masahiro Yamada <yamada.masahiro@socionext.com>
178
Oct. 2016