Commit 2a61eff6 authored by Stefan Roese's avatar Stefan Roese Committed by Shinya Kuribayashi

MIPS: Add VCT board series support (Part 3/3)

Signed-off-by: default avatarStefan Roese <sr@denx.de>
parent ae691e57
......@@ -668,6 +668,10 @@ Thomas Lange <thomas@corelatus.se>
Vlad Lungu <vlad.lungu@windriver.com>
qemu_mips MIPS32
Stefan Roese <sr@denx.de>
vct_xxx MIPS32 4Kc
#########################################################################
# Nios-32 Systems: #
# #
......
......@@ -615,6 +615,18 @@ LIST_arm=" \
LIST_mips4kc=" \
incaip \
qemu_mips \
vct_platinum \
vct_platinum_small \
vct_platinum_onenand \
vct_platinum_onenand_small \
vct_platinumavc \
vct_platinumavc_small \
vct_platinumavc_onenand \
vct_platinumavc_onenand_small \
vct_premium \
vct_premium_small \
vct_premium_onenand \
vct_premium_onenand_small \
"
LIST_mips5kc=" \
......
......@@ -3057,6 +3057,41 @@ incaip_config: unconfig
tb0229_config: unconfig
@$(MKCONFIG) $(@:_config=) mips mips tb0229
vct_premium_config \
vct_premium_small_config \
vct_premium_onenand_config \
vct_premium_onenand_small_config \
vct_platinum_config \
vct_platinum_small_config \
vct_platinum_onenand_config \
vct_platinum_onenand_small_config \
vct_platinumavc_config \
vct_platinumavc_small_config \
vct_platinumavc_onenand_config \
vct_platinumavc_onenand_small_config: unconfig
@mkdir -p $(obj)include
@if [ "$(findstring _premium,$@)" ] ; then \
echo "#define CONFIG_VCT_PREMIUM" > $(obj)include/config.h ; \
$(XECHO) "... on Premium board variant" ; \
fi
@if [ "$(findstring _platinum_,$@)" ] ; then \
echo "#define CONFIG_VCT_PLATINUM" > $(obj)include/config.h ; \
$(XECHO) "... on Platinum board variant" ; \
fi
@if [ "$(findstring _platinumavc,$@)" ] ; then \
echo "#define CONFIG_VCT_PLATINUMAVC" > $(obj)include/config.h ; \
$(XECHO) "... on PlatinumAVC board variant" ; \
fi
@if [ "$(findstring _onenand,$@)" ] ; then \
echo "#define CONFIG_VCT_ONENAND" >> $(obj)include/config.h ; \
$(XECHO) "... on OneNAND board variant" ; \
fi
@if [ "$(findstring _small,$@)" ] ; then \
echo "#define CONFIG_VCT_SMALL_IMAGE" >> $(obj)include/config.h ; \
$(XECHO) "... stripped down image variant" ; \
fi
@$(MKCONFIG) -a vct mips mips vct micronas
#########################################################################
## MIPS32 AU1X00
#########################################################################
......
/*
* (C) Copyright 2008-2009 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#define DCGU_BASE 0x00084000
/* Relative offsets of the register adresses */
#define DCGU_CLK_EN1_OFFS 0x00000010
#define DCGU_CLK_EN1(base) ((base) + DCGU_CLK_EN1_OFFS)
#define DCGU_CLK_EN2_OFFS 0x00000014
#define DCGU_CLK_EN2(base) ((base) + DCGU_CLK_EN2_OFFS)
#define DCGU_RESET_UNIT1_OFFS 0x00000018
#define DCGU_RESET_UNIT1(base) ((base) + DCGU_RESET_UNIT1_OFFS)
#define DCGU_USBPHY_STAT_OFFS 0x00000054
#define DCGU_USBPHY_STAT(base) ((base) + DCGU_USBPHY_STAT_OFFS)
#define DCGU_EN_WDT_RESET_OFFS 0x00000064
#define DCGU_EN_WDT_RESET(base) ((base) + DCGU_EN_WDT_RESET_OFFS)
/* The magic value to write in order to activate the WDT */
#define DCGU_MAGIC_WDT 0x1909
This diff is collapsed.
/*
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* Copyright (C) 2006 Micronas GmbH
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
/*
* Premium & Platinum register addresses/definitions seem to be
* identical, so we only need to use one file for both platforms.
*/
#ifndef _REG_FWSRAM_H_
#define _REG_FWSRAM_H_
#define FWSRAM_BASE 0x00030000
/* Relative offsets of the register adresses */
#define FWSRAM_SR_ADDR_OFFSET_OFFS 0x00002000
#define FWSRAM_SR_ADDR_OFFSET(base) ((base) + FWSRAM_SR_ADDR_OFFSET_OFFS)
#define FWSRAM_TOP_BOOT_LOG_OFFS 0x00002004
#define FWSRAM_TOP_BOOT_LOG(base) ((base) + FWSRAM_TOP_BOOT_LOG_OFFS)
#define FWSRAM_TOP_ROM_KBIST_OFFS 0x00002008
#define FWSRAM_TOP_ROM_KBIST(base) ((base) + FWSRAM_TOP_ROM_KBIST_OFFS)
#define FWSRAM_TOP_CID1_H_OFFS 0x0000200C
#define FWSRAM_TOP_CID1_H(base) ((base) + FWSRAM_TOP_CID1_H_OFFS)
#define FWSRAM_TOP_CID1_L_OFFS 0x00002010
#define FWSRAM_TOP_CID1_L(base) ((base) + FWSRAM_TOP_CID1_L_OFFS)
#define FWSRAM_TOP_CID2_H_OFFS 0x00002014
#define FWSRAM_TOP_CID2_H(base) ((base) + FWSRAM_TOP_CID2_H_OFFS)
#define FWSRAM_TOP_CID2_L_OFFS 0x00002018
#define FWSRAM_TOP_CID2_L(base) ((base) + FWSRAM_TOP_CID2_L_OFFS)
#define FWSRAM_TOP_TDO_CFG_OFFS 0x0000203C
#define FWSRAM_TOP_TDO_CFG(base) ((base) + FWSRAM_TOP_TDO_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_0_CFG_OFFS 0x00002040
#define FWSRAM_TOP_GPIO2_0_CFG(base) ((base) + FWSRAM_TOP_GPIO2_0_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_1_CFG_OFFS 0x00002044
#define FWSRAM_TOP_GPIO2_1_CFG(base) ((base) + FWSRAM_TOP_GPIO2_1_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_2_CFG_OFFS 0x00002048
#define FWSRAM_TOP_GPIO2_2_CFG(base) ((base) + FWSRAM_TOP_GPIO2_2_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_3_CFG_OFFS 0x0000204C
#define FWSRAM_TOP_GPIO2_3_CFG(base) ((base) + FWSRAM_TOP_GPIO2_3_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_4_CFG_OFFS 0x00002050
#define FWSRAM_TOP_GPIO2_4_CFG(base) ((base) + FWSRAM_TOP_GPIO2_4_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_5_CFG_OFFS 0x00002054
#define FWSRAM_TOP_GPIO2_5_CFG(base) ((base) + FWSRAM_TOP_GPIO2_5_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_6_CFG_OFFS 0x00002058
#define FWSRAM_TOP_GPIO2_6_CFG(base) ((base) + FWSRAM_TOP_GPIO2_6_CFG_OFFS)
#define FWSRAM_TOP_GPIO2_7_CFG_OFFS 0x0000205C
#define FWSRAM_TOP_GPIO2_7_CFG(base) ((base) + FWSRAM_TOP_GPIO2_7_CFG_OFFS)
#define FWSRAM_TOP_SCL_CFG_OFFS 0x00002060
#define FWSRAM_TOP_SCL_CFG(base) ((base) + FWSRAM_TOP_SCL_CFG_OFFS)
#define FWSRAM_TOP_SDA_CFG_OFFS 0x00002064
#define FWSRAM_TOP_SDA_CFG(base) ((base) + FWSRAM_TOP_SDA_CFG_OFFS)
#define FWSRAM_NO_MCM_FLASH_OFFS 0x00002068
#define FWSRAM_NO_MCM_FLASH(base) ((base) + FWSRAM_NO_MCM_FLASH_OFFS)
#endif
/*
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#define GPIO1_BASE 0x00088000
#define GPIO2_BASE 0x0008c000
/* Instances */
#define GPIO_INSTANCES 2
/* Relative offsets of the register adresses */
#define GPIO_SWPORTA_DR_OFFS 0x00000000
#define GPIO_SWPORTA_DR(base) ((base) + GPIO_SWPORTA_DR_OFFS)
#define GPIO_SWPORTA_DDR_OFFS 0x00000004
#define GPIO_SWPORTA_DDR(base) ((base) + GPIO_SWPORTA_DDR_OFFS)
#define GPIO_EXT_PORTA_OFFS 0x00000050
#define GPIO_EXT_PORTA(base) ((base) + GPIO_EXT_PORTA_OFFS)
/*
* (C) Copyright 2009 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* Copyright (C) 2006 Micronas GmbH
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#ifndef _REG_SCC_PREMIUM_H_
#define _REG_SCC_PREMIUM_H_
#define SCC0_BASE 0x00110000
#define SCC1_BASE 0x00110080
#define SCC2_BASE 0x00110100
#define SCC3_BASE 0x00110180
#define SCC4_BASE 0x00110200
#define SCC5_BASE 0x00110280
#define SCC6_BASE 0x00110300
#define SCC7_BASE 0x00110380
#define SCC8_BASE 0x00110400
#define SCC9_BASE 0x00110480
#define SCC10_BASE 0x00110500
#define SCC11_BASE 0x00110580
#define SCC12_BASE 0x00110600
#define SCC13_BASE 0x00110680
#define SCC14_BASE 0x00110700
#define SCC15_BASE 0x00110780
#define SCC16_BASE 0x00110800
#define SCC17_BASE 0x00110880
#define SCC18_BASE 0x00110900
#define SCC19_BASE 0x00110980
#define SCC20_BASE 0x00110a00
#define SCC21_BASE 0x00110a80
#define SCC22_BASE 0x00110b00
#define SCC23_BASE 0x00110b80
#define SCC24_BASE 0x00110c00
#define SCC25_BASE 0x00110c80
#define SCC26_BASE 0x00110d00
#define SCC27_BASE 0x00110d80
#define SCC28_BASE 0x00110e00
#define SCC29_BASE 0x00110e80
#define SCC30_BASE 0x00110f00
#define SCC31_BASE 0x00110f80
#define SCC32_BASE 0x00111000
#define SCC33_BASE 0x00111080
#define SCC34_BASE 0x00111100
#define SCC35_BASE 0x00111180
#define SCC36_BASE 0x00111200
#define SCC37_BASE 0x00111280
#define SCC38_BASE 0x00111300
#define SCC39_BASE 0x00111380
#define SCC40_BASE 0x00111400
/* Relative offsets of the register adresses */
#define SCC_ENABLE_OFFS 0x00000000
#define SCC_ENABLE(base) ((base) + SCC_ENABLE_OFFS)
#define SCC_RESET_OFFS 0x00000004
#define SCC_RESET(base) ((base) + SCC_RESET_OFFS)
#define SCC_VCID_OFFS 0x00000008
#define SCC_VCID(base) ((base) + SCC_VCID_OFFS)
#define SCC_MCI_CFG_OFFS 0x0000000C
#define SCC_MCI_CFG(base) ((base) + SCC_MCI_CFG_OFFS)
#define SCC_PACKET_CFG1_OFFS 0x00000010
#define SCC_PACKET_CFG1(base) ((base) + SCC_PACKET_CFG1_OFFS)
#define SCC_PACKET_CFG2_OFFS 0x00000014
#define SCC_PACKET_CFG2(base) ((base) + SCC_PACKET_CFG2_OFFS)
#define SCC_PACKET_CFG3_OFFS 0x00000018
#define SCC_PACKET_CFG3(base) ((base) + SCC_PACKET_CFG3_OFFS)
#define SCC_DMA_CFG_OFFS 0x0000001C
#define SCC_DMA_CFG(base) ((base) + SCC_DMA_CFG_OFFS)
#define SCC_CMD_OFFS 0x00000020
#define SCC_CMD(base) ((base) + SCC_CMD_OFFS)
#define SCC_PRIO_OFFS 0x00000024
#define SCC_PRIO(base) ((base) + SCC_PRIO_OFFS)
#define SCC_DEBUG_OFFS 0x00000028
#define SCC_DEBUG(base) ((base) + SCC_DEBUG_OFFS)
#define SCC_STATUS_OFFS 0x0000002C
#define SCC_STATUS(base) ((base) + SCC_STATUS_OFFS)
#define SCC_IMR_OFFS 0x00000030
#define SCC_IMR(base) ((base) + SCC_IMR_OFFS)
#define SCC_ISR_OFFS 0x00000034
#define SCC_ISR(base) ((base) + SCC_ISR_OFFS)
#define SCC_DMA_OFFSET_OFFS 0x00000038
#define SCC_DMA_OFFSET(base) ((base) + SCC_DMA_OFFSET_OFFS)
#define SCC_RS_CTLSTS_OFFS 0x0000003C
#define SCC_RS_CTLSTS(base) ((base) + SCC_RS_CTLSTS_OFFS)
#endif
/*
* (C) Copyright 2009 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#define USBH_BASE 0x00080000
/* Relative offsets of the register adresses */
#define USBH_CAPLENGTH_OFFS 0x00000100
#define USBH_CAPLENGTH(base) ((base) + USBH_CAPLENGTH_OFFS)
#define USBH_USBCMD_OFFS 0x00000140
#define USBH_USBCMD(base) ((base) + USBH_USBCMD_OFFS)
#define USBH_BURSTSIZE_OFFS 0x00000160
#define USBH_BURSTSIZE(base) ((base) + USBH_BURSTSIZE_OFFS)
#define USBH_USBMODE_OFFS 0x000001A8
#define USBH_USBMODE(base) ((base) + USBH_USBMODE_OFFS)
#define USBH_USBHMISC_OFFS 0x00000200
#define USBH_USBHMISC(base) ((base) + USBH_USBHMISC_OFFS)
/*
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#define WDT_BASE 0x000b0000
#define WDT_CR_OFFS 0x00000000
#define WDT_CR(base) ((base) + WDT_CR_OFFS)
#define WDT_TORR_OFFS 0x00000004
#define WDT_TORR(base) ((base) + WDT_TORR_OFFS)
This diff is collapsed.
/*
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#define DCGU_BASE 0x0004c000
#define DCGU_EN_WDT_RESET_OFFS 0x000000FC
#define DCGU_EN_WDT_RESET(base) ((base) + DCGU_EN_WDT_RESET_OFFS)
/* The magic value to write in order to activate the WDT */
#define DCGU_MAGIC_WDT 0x1909
This diff is collapsed.
/*
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#define GPIO1_BASE 0x00044000
#define GPIO2_BASE 0x00048000
/* Instances */
#define GPIO_INSTANCES 2
/* Relative offsets of the register adresses */
#define GPIO_SWPORTA_DR_OFFS 0x00000000
#define GPIO_SWPORTA_DR(base) ((base) + GPIO_SWPORTA_DR_OFFS)
#define GPIO_SWPORTA_DDR_OFFS 0x00000004
#define GPIO_SWPORTA_DDR(base) ((base) + GPIO_SWPORTA_DDR_OFFS)
#define GPIO_EXT_PORTA_OFFS 0x00000050
#define GPIO_EXT_PORTA(base) ((base) + GPIO_EXT_PORTA_OFFS)
/*
* (C) Copyright 2008 Stefan Roese <sr@denx.de>, DENX Software Engineering
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; either version 2 of
* the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
* MA 02111-1307 USA
*/
#define WDT_BASE 0x00040000
#define WDT_CR_OFFS 0x00000000
#define WDT_CR(base) ((base) + WDT_CR_OFFS)
#define WDT_TORR_OFFS 0x00000004
#define WDT_TORR(base) ((base) + WDT_TORR_OFFS)
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment