Commit 62798121 authored by Michal Simek's avatar Michal Simek

zynq: Move bootmode to headers

These numbers will be reused by SPL.
Signed-off-by: default avatarMichal Simek <michal.simek@xilinx.com>
parent e66da8bb
...@@ -21,6 +21,12 @@ ...@@ -21,6 +21,12 @@
#define ZYNQ_SPI_BASEADDR1 0xE0007000 #define ZYNQ_SPI_BASEADDR1 0xE0007000
#define ZYNQ_DDRC_BASEADDR 0xF8006000 #define ZYNQ_DDRC_BASEADDR 0xF8006000
/* Bootmode setting values */
#define ZYNQ_BM_MASK 0xF
#define ZYNQ_BM_NOR 0x2
#define ZYNQ_BM_SD 0x5
#define ZYNQ_BM_JTAG 0x0
/* Reflect slcr offsets */ /* Reflect slcr offsets */
struct slcr_regs { struct slcr_regs {
u32 scl; /* 0x0 */ u32 scl; /* 0x0 */
......
...@@ -12,12 +12,6 @@ ...@@ -12,12 +12,6 @@
DECLARE_GLOBAL_DATA_PTR; DECLARE_GLOBAL_DATA_PTR;
/* Bootmode setting values */
#define ZYNQ_BM_MASK 0x0F
#define ZYNQ_BM_NOR 0x02
#define ZYNQ_BM_SD 0x05
#define ZYNQ_BM_JTAG 0x0
#ifdef CONFIG_FPGA #ifdef CONFIG_FPGA
Xilinx_desc fpga; Xilinx_desc fpga;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment