1. 22 Oct, 2012 1 commit
    • York Sun's avatar
      powerpc/mpc8xxx: Update DDR registers · 57495e4e
      York Sun authored
      DDRC ver 4.7 adds DDR_SLOW bit in sdram_cfg_2 register. This bit needs to be
      set for speed lower than 1250MT/s.
      
      CDR1 and CDR2 are control driver registers. ODT termination valueis for
      IOs are defined. Starting from DDRC 4.7, the decoding of ODT for IOs is
      	000 -> Termsel off
      	001 -> 120 Ohm
      	010 -> 180 Ohm
      	011 -> 75 Ohm
      	100 -> 110 Ohm
      	101 -> 60 Ohm
      	110 -> 70 Ohm
      	111 -> 47 Ohm
      
      Add two write leveling registers. Each QDS now has its own write leveling
      start value. In case of zero value, the value of QDS0 will be used. These
      values are board-specific and are set in board files.
      
      Extend DDR register timing_cfg_1 to have 4 bits for each field.
      
      DDR control driver registers and write leveling registers are added to
      interactive debugging for easy access.
      Signed-off-by: default avatarYork Sun <yorksun@freescale.com>
      Signed-off-by: default avatarAndy Fleming <afleming@freescale.com>
      57495e4e
  2. 23 Aug, 2012 3 commits
  3. 11 Nov, 2011 1 commit
  4. 30 Sep, 2011 3 commits
  5. 11 Jul, 2011 1 commit
  6. 04 Apr, 2011 2 commits
  7. 24 Mar, 2011 1 commit
  8. 05 Mar, 2011 1 commit
  9. 11 Feb, 2011 1 commit
  10. 25 Jan, 2011 1 commit
  11. 20 Jan, 2011 2 commits
  12. 20 Oct, 2010 1 commit
  13. 31 Aug, 2010 1 commit
  14. 26 Jul, 2010 5 commits
  15. 27 Apr, 2010 1 commit
  16. 21 Apr, 2010 1 commit
  17. 13 Apr, 2010 1 commit
  18. 07 Apr, 2010 1 commit
  19. 05 Jan, 2010 4 commits
  20. 03 Oct, 2009 2 commits
  21. 16 Sep, 2009 1 commit
  22. 08 Sep, 2009 1 commit
  23. 12 Jun, 2009 1 commit
    • Kumar Gala's avatar
      fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BIT · e7563aff
      Kumar Gala authored
      The ddr code computes most things as 64-bit quantities and had some places
      in the middle that it was using phy_addr_t and phys_size_t.
      
      Instead we use unsigned long long through out and only at the last stage of
      setting the LAWs and reporting the amount of memory to the board code do we
      truncate down to what we can cover via phys_size_t.
      
      This has the added benefit that the DDR controller itself is always setup
      the same way regardless of how much memory we have.  Its only the LAW
      setup that limits what is visible to the system.
      Signed-off-by: default avatarKumar Gala <galak@kernel.crashing.org>
      e7563aff
  24. 30 Mar, 2009 2 commits
  25. 23 Jan, 2009 1 commit