• Dinh Nguyen's avatar
    arm: socfpga: enable data/inst prefetch and shared override in the L2 · 8d8e13e1
    Dinh Nguyen authored
    Update the L2 AUX CTRL settings for the SoCFPGA.
    
    Enabling D and I prefetch bits helps improve SDRAM performance on the
    platform.
    
    Also, we need to enable bit 22 of the L2. By not having bit 22 set in the
    PL310 Auxiliary Control register (shared attribute override enable) has the
    side effect of transforming Normal Shared Non-cacheable reads into Cacheable
    no-allocate reads.
    
    Coherent DMA buffers in Linux always have a Cacheable alias via the
    kernel linear mapping and the processor can speculatively load cache
    lines into the PL310 controller. With bit 22 cleared, Non-cacheable
    reads would unexpectedly hit such cache lines leading to buffer
    corruption.
    Signed-off-by: default avatarDinh Nguyen <dinguyen@opensource.altera.com>
    8d8e13e1
Name
Last commit
Last update
Licenses Loading commit data...
api Loading commit data...
arch Loading commit data...
board Loading commit data...
common Loading commit data...
configs Loading commit data...
disk Loading commit data...
doc Loading commit data...
drivers Loading commit data...
dts Loading commit data...
examples Loading commit data...
fs Loading commit data...
include Loading commit data...
lib Loading commit data...
net Loading commit data...
post Loading commit data...
scripts Loading commit data...
test Loading commit data...
tools Loading commit data...
.checkpatch.conf Loading commit data...
.gitignore Loading commit data...
.mailmap Loading commit data...
.travis.yml Loading commit data...
Kbuild Loading commit data...
Kconfig Loading commit data...
MAINTAINERS Loading commit data...
MAKEALL Loading commit data...
Makefile Loading commit data...
README Loading commit data...
config.mk Loading commit data...
snapshot.commit Loading commit data...