• Dinh Nguyen's avatar
    arm: socfpga: enable data/inst prefetch and shared override in the L2 · 8d8e13e1
    Dinh Nguyen authored
    Update the L2 AUX CTRL settings for the SoCFPGA.
    
    Enabling D and I prefetch bits helps improve SDRAM performance on the
    platform.
    
    Also, we need to enable bit 22 of the L2. By not having bit 22 set in the
    PL310 Auxiliary Control register (shared attribute override enable) has the
    side effect of transforming Normal Shared Non-cacheable reads into Cacheable
    no-allocate reads.
    
    Coherent DMA buffers in Linux always have a Cacheable alias via the
    kernel linear mapping and the processor can speculatively load cache
    lines into the PL310 controller. With bit 22 cleared, Non-cacheable
    reads would unexpectedly hit such cache lines leading to buffer
    corruption.
    Signed-off-by: 's avatarDinh Nguyen <dinguyen@opensource.altera.com>
    8d8e13e1
Name
Last commit
Last update
..
arc Loading commit data...
arm Loading commit data...
avr32 Loading commit data...
blackfin Loading commit data...
m68k Loading commit data...
microblaze Loading commit data...
mips Loading commit data...
nds32 Loading commit data...
nios2 Loading commit data...
openrisc Loading commit data...
powerpc Loading commit data...
sandbox Loading commit data...
sh Loading commit data...
sparc Loading commit data...
x86 Loading commit data...
.gitignore Loading commit data...
Kconfig Loading commit data...