atlas6-evb.dts 1.42 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/*
 * DTS file for CSR SiRFatlas6 Evaluation Board
 *
 * Copyright (c) 2012 Cambridge Silicon Radio Limited, a CSR plc group company.
 *
 * Licensed under GPLv2 or later.
 */

/dts-v1/;

/include/ "atlas6.dtsi"

/ {
	model = "CSR SiRFatlas6 Evaluation Board";
	compatible = "sirf,atlas6-cb", "sirf,atlas6";

	memory {
18
		device_type = "memory";
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79
		reg = <0x00000000 0x20000000>;
	};

	axi {
		peri-iobg {
			uart@b0060000 {
				pinctrl-names = "default";
				pinctrl-0 = <&uart1_pins_a>;
			};
			spi@b00d0000 {
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <&spi0_pins_a>;
				spi@0 {
					compatible = "spidev";
					reg = <0>;
					spi-max-frequency = <1000000>;
				};
			};
			spi@b0170000 {
				pinctrl-names = "default";
				pinctrl-0 = <&spi1_pins_a>;
			};
			i2c0: i2c@b00e0000 {
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <&i2c0_pins_a>;
				lcd@40 {
					compatible = "sirf,lcd";
					reg = <0x40>;
				};
			};

		};
		disp-iobg {
			lcd@90010000 {
				status = "okay";
				pinctrl-names = "default";
				pinctrl-0 = <&lcd_24pins_a>;
			};
		};
	};
	display: display@0 {
	    panels {
		panel0: panel@0 {
			panel-name = "Innolux TFT";
			hactive = <800>;
			vactive = <480>;
			left_margin = <20>;
			right_margin = <234>;
			upper_margin = <3>;
			lower_margin = <41>;
			hsync_len = <3>;
			vsync_len = <2>;
			pixclock = <33264000>;
			sync = <3>;
			timing = <0x88>;
			};
	    };
	};
};