Commit 2a7326ca authored by Linus Walleij's avatar Linus Walleij Committed by Arnd Bergmann
Browse files

ARM: dts: dir685: Drop spi-cpol from the display

The D-Link DIR-685 had its clock polarity set as active
low using the special SPI "spi-cpol" property.

This is not correct: the datasheet clearly states:
"Fix SCL to GND level when not in use" which is
indicative that this line is active high.

After a recent fix making the GPIO-based SPI driver
force the clock line de-asserted at the beginning of
each SPI transaction this reared its ugly head: now
de-asserted was taken to mean the line should be
driven high, but it should be driven low.

Fix this up in the DTS file and the display works again.

Cc: Mark Brown <>
Fixes: 2922d1cc

 ("spi: gpio: Add SPI_MASTER_GPIO_SS flag")
Signed-off-by: default avatarLinus Walleij <>
Signed-off-by: default avatarArnd Bergmann <>
parent 375a7bad
......@@ -72,7 +72,6 @@ panel: display@0 {
reg = <0>;
/* 50 ns min period = 20 MHz */
spi-max-frequency = <20000000>;
spi-cpol; /* Clock active low */
vcc-supply = <&vdisp>;
iovcc-supply = <&vdisp>;
vci-supply = <&vdisp>;
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment