Commit f0dafe86 authored by Angus Ainslie (Purism)'s avatar Angus Ainslie (Purism)
Browse files

librem5-evk.dtsi : Update pinmux these nets all have HW pull ups

parent 37967b4d
...@@ -269,7 +269,7 @@ ...@@ -269,7 +269,7 @@
pinctrl_wwan: wwan_grp { pinctrl_wwan: wwan_grp {
fsl,pins = < fsl,pins = <
MX8MQ_IOMUXC_NAND_CE3_B_GPIO3_IO4 0x49 /* nWWAN_DISABLE */ MX8MQ_IOMUXC_NAND_CE3_B_GPIO3_IO4 0x09 /* nWWAN_DISABLE */
MX8MQ_IOMUXC_NAND_DATA02_GPIO3_IO8 0x80 /* nWoWWAN */ MX8MQ_IOMUXC_NAND_DATA02_GPIO3_IO8 0x80 /* nWoWWAN */
MX8MQ_IOMUXC_NAND_DATA03_GPIO3_IO9 0x19 /* WWAN_RESET */ MX8MQ_IOMUXC_NAND_DATA03_GPIO3_IO9 0x19 /* WWAN_RESET */
>; >;
...@@ -552,7 +552,7 @@ ...@@ -552,7 +552,7 @@
pinctrl_mute: mute { pinctrl_mute: mute {
fsl,pins = < fsl,pins = <
MX8MQ_IOMUXC_SPDIF_TX_GPIO5_IO3 0xc6 /* MUTE */ MX8MQ_IOMUXC_SPDIF_TX_GPIO5_IO3 0x86 /* MUTE */
>; >;
}; };
...@@ -611,7 +611,7 @@ ...@@ -611,7 +611,7 @@
fsl,pins = < fsl,pins = <
MX8MQ_IOMUXC_SAI2_RXFS_GPIO4_IO21 0x16 MX8MQ_IOMUXC_SAI2_RXFS_GPIO4_IO21 0x16
MX8MQ_IOMUXC_SAI2_RXC_GPIO4_IO22 0x16 MX8MQ_IOMUXC_SAI2_RXC_GPIO4_IO22 0x16
MX8MQ_IOMUXC_SAI5_RXC_GPIO3_IO20 0x1C0 /* HP_DET */ MX8MQ_IOMUXC_SAI5_RXC_GPIO3_IO20 0x180 /* HP_DET */
>; >;
}; };
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment