- 16 Oct, 2019 1 commit
-
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
- 14 Oct, 2019 5 commits
-
-
Angus Ainslie (Purism) authored
enable the SPI bus and NOR flash Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Enable the clocks for spi buses 1 through 3 Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
- 11 Oct, 2019 3 commits
-
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
- 09 Oct, 2019 5 commits
-
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
The devkit is based on the B0 chipset. Try some lower speeds anyway. Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie authored
Negotiate 12V on the TCPC port Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
- 06 Oct, 2019 8 commits
-
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie (Purism)wq authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
Angus Ainslie authored
Appending the fdt causes the boot to fail on the imx8mq Signed-off-by:
Angus Ainslie <angus@akkea.ca>
-
Angus Ainslie authored
USDHC lines should use alternate function 0 Signed-off-by:
Angus Ainslie <angus@akkea.ca>
-
Angus Ainslie authored
Senor data is a printf so senor errors should be too. Signed-off-by:
Angus Ainslie <angus@akkea.ca>
-
Angus Ainslie authored
Signed-off-by:
Angus Ainslie <angus@akkea.ca>
-
- 02 Oct, 2019 2 commits
-
-
Angus Ainslie authored
Use a symlink to the freescale directory Signed-off-by:
Angus Ainslie <angus@akkea.ca>
-
Angus Ainslie authored
Signed-off-by:
Angus Ainslie <angus@akkea.ca>
-
- 28 Sep, 2019 1 commit
-
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
- 24 Sep, 2019 1 commit
-
-
Angus Ainslie (Purism) authored
Signed-off-by:
Angus Ainslie (Purism) <angus@akkea.ca>
-
- 06 Jun, 2019 7 commits
-
-
Ye Li authored
Since we set the driver's compatible string to dwc3 nodes, should use the dwc3 nodes as the USB alias, otherwise the alias won't work. If first usb controller is probed failed, the second controller still use 0 as seq and cause issue to the driver. Because alias requires different names on the nodes, in the patch we have to change the nodes name to dwc3_0 and dwc3_1 Signed-off-by:
Ye Li <ye.li@nxp.com> Reviewed-by:
Peng Fan <peng.fan@nxp.com> (cherry picked from commit 67f084c9485587802571352de8fb2551e8aefe74)
-
Ye Li authored
The i2c gpio mux is not enabled, this causes i2c3 not work and all io expander devices on i2c3 not work. So we will meet such as "usb start" fail due to the VBUS is not power up. The patch add the i2c mux and i2c gpio mux configs. And remove codes of controlling i2c steering from board, since i2c gpio mux does same thing. Signed-off-by:
Ye Li <ye.li@nxp.com> Reviewed-by:
Peng Fan <peng.fan@nxp.com> (cherry picked from commit 39183dc231e12c3072ffd9a37ac6a6616178e263)
-
Ye Li authored
i2c_idle_bus is already used in i2c_init_transfer. So before each tranfer if the bus is not ready, the i2c_idle_bus will be used to force idle. It is unnecessary to call it again in probe. We found a issue when enabling i2c mux with the mxc_i2c. The mxc_i2c is probed after mux probing. However, at this moment the mux is still in idle state, won't select port. So if we call i2c_idle_bus in probe, it will fail and cause mxc_i2c probe failed. Signed-off-by:
Ye Li <ye.li@nxp.com> (cherry picked from commit e999c45f436f1187ef1185997d3838ad8b28421c)
-
Ye Li authored
When requesting GPIO, the GPIOD_IS_OUT is missed in flag, so the GPIO is set the input mode not output and cause mux not work. Signed-off-by:
Ye Li <ye.li@nxp.com> (cherry picked from commit 4fd2f04db1513d4bcd294a4c94193a4d59785b6d)
-
Peng Fan authored
teeaddr is not set. Align with sd/emmc, use tee_addr and set tee_addr. Signed-off-by:
Peng Fan <peng.fan@nxp.com> Reported-by:
Jessie Lee <jessie.lee@nxp.com> Reviewed-by:
Ye Li <ye.li@nxp.com> (cherry picked from commit 5fb43e3f8fba534d49d8066411644285eaa279b4)
-
Ye Li authored
lmb reserve is used to reserve some memory so that when loading images (like kernel, dtb, initrd), images won't be loaded into the reserved memory. The problem in current lmb is it does not handle the overlap case. When adding a new reserved memory, if the memory region is overlap with regions already been added in lmb, it will fail. One example is reserved memory in DTB may overlap with u-boot relocate address. lmb reserves the u-boot relocate address firstly, so when adding reserved memory from DTB, we will meet failure. Actually if we handle the overlap case, we can resolve the overlap by using a max common region for the overlap regions. So that this case won't fail. Signed-off-by:
Ye Li <ye.li@nxp.com> Reviewed-by:
Peng Fan <peng.fan@nxp.com> (cherry picked from commit 37d86c68816dffde3dc8dcda5b9d67a195b2f9c2)
-
Ye Li authored
The latest mx7ulp evk board is renamed to EVKB board and has dedicated DTB files. Modify the kernel DTB names in u-boot to use the new DTB. Signed-off-by:
Ye Li <ye.li@nxp.com> Acked-by:
Peng Fan <peng.fan@nxp.com> (cherry picked from commit 297a924ddaf456a5a175d9056c0bc45116cc49ce)
-
- 04 Jun, 2019 2 commits
-
-
Ye Li authored
Porting the sc_seco_gen_key_blob to sci_api.c which is used to generate key blob Signed-off-by:
Ye Li <ye.li@nxp.com> Reviewed-by:
Peng Fan <peng.fan@nxp.com> (cherry picked from commit 8de0d8ba5bb87fe4f40e63b4ca275e523326e640)
-
Ye Li authored
Missed fastboot and uuu relevant configurations in mx6qpsabresd_defconfig. This patch adds them. Signed-off-by:
Ye Li <ye.li@nxp.com> Reviewed-by:
Peng Fan <peng.fan@nxp.com> (cherry picked from commit 3b88124641b7f599f296846f80d8ac3919d6dc7d)
-
- 30 May, 2019 2 commits
-
-
Ye Li authored
Wrong config name is used in kconfig for selecting FAT_WRITE, introduced by patch (MLK-20594-2 enable fat write for all configuration with uuu) Signed-off-by:
Ye Li <ye.li@nxp.com>
-
Ye Li authored
Fix issue introduced by cherry-pick patch below, the conflict is not resolved correctly (MLK-20668-2 fat: Fix issue in rootdir table flush for FAT16/12) Signed-off-by:
Ye Li <ye.li@nxp.com>
-
- 28 May, 2019 3 commits
-
-
Ye Li authored
The page write sequence in spi-mem is changed with orignal spi-flash. When the max_write_size is set by driver, the orignal sequence is 1. WREN 2. write max_write_size data to flash 3. wait for WIP clean 4. back to #1 if having data remained in a page. The new sequence is: 1. WREN 2. write (max_write_size - command length) data to flash 3. back to #2 if having data remained in a page 4. wait for WIP clean Since mx7ulp has 64 bytes TX buffer (max_write_size), while other iMX chips have 512 bytes (page size is 256). So when adapt qspi with the new sequence, we have to check the WIP before each write on mx7ulp. Otherwise the WIP may set due to previous write is not completed by flash device, then cause current write failed. Signed-off-by:
Ye Li <ye.li@nxp.com>
-
Ye Li authored
When slave drivers not set the max_read_size, the spi-mem should directly use data.nbytes and not limit to any size. But current logic will limit to the max_write_size. Signed-off-by:
Ye Li <ye.li@nxp.com>
-
Ye Li authored
The original codes uses 100ms timeout, but the new is_controller_busy only try 5 times with each only 1us delay. When the qspi clock is slower, the controller may need longer time in busy. On mx7ulp, we meet problem that timeout always happen. So change the codes to 100ms timeout Signed-off-by:
Ye Li <ye.li@nxp.com>
-