Commit 2572153a authored by Martin Roth's avatar Martin Roth
Browse files

soc/amd/stoneyridge: Add definition for GENINT_DISABLE



BUG=b:71867096
TEST=None

Change-Id: Ic8111d34355e6667c37a51d285ebb50c1659f4e5
Signed-off-by: default avatarMartin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/23227

Reviewed-by: default avatarAaron Durbin <adurbin@chromium.org>
Tested-by: default avatarbuild bot (Jenkins) <no-reply@coreboot.org>
parent 883de54f
......@@ -93,6 +93,7 @@
#define PM_HUD_SD_FLASH_CTRL 0xe7
#define PM_YANG_SD_FLASH_CTRL 0xe8
#define PM_PCIB_CFG 0xea
#define PM_GENINT_DISABLE BIT(0)
#define PM_LPC_GATING 0xec
#define PM_LPC_AB_NO_BYPASS_EN BIT(2)
#define PM_LPC_A20_EN BIT(1)
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment