-
Jacky Bai authored
Explict memory barrier(DSB) is necessary to make sure other cores observe the correct flags updated by the primary core before the primary begins doing DRAM DVFS. Signed-off-by: Jacky Bai <ping.bai@nxp.com>
dac8d677
Due to an influx of spam, we have had to impose restrictions on new accounts. Please see this wiki page for instructions on how to get full permissions. Sorry for the inconvenience.
Explict memory barrier(DSB) is necessary to make sure
other cores observe the correct flags updated by the primary
core before the primary begins doing DRAM DVFS.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>