• Stefan Agner's avatar
    imx: imx7d: fix ahb clock mux 1 · f716bf11
    Stefan Agner authored
    The clock parent of the AHB root clock when using mux option 1
    is the SYS PLL 270MHz clock. This is specified in  Table 5-11
    Clock Root Table of the i.MX 7Dual Applications Processor
    Reference Manual.
    
    While it could be a documentation error, the 270MHz parent is
    also mentioned in the boot ROM configuration in Table 6-28: The
    clock is by default at 135MHz due to a POST_PODF value of 1
    (=> divider of 2).
    Signed-off-by: default avatarStefan Agner <stefan@agner.ch>
    f716bf11
Name
Last commit
Last update
..
arc Loading commit data...
arm Loading commit data...
avr32 Loading commit data...
blackfin Loading commit data...
m68k Loading commit data...
microblaze Loading commit data...
mips Loading commit data...
nds32 Loading commit data...
nios2 Loading commit data...
openrisc Loading commit data...
powerpc Loading commit data...
sandbox Loading commit data...
sh Loading commit data...
sparc Loading commit data...
x86 Loading commit data...
.gitignore Loading commit data...
Kconfig Loading commit data...